- SUPER X6DVA-4G/X6DVA-EG USER'S MANUAL
2-20
X6DVA-4G/X6DVA-EG User's Manual
Watch Dog
JWD controls Watch Dog, a system
monitor that takes action when a
software application freezes the
system. Pins 1-2 will have WD re-
set the system if a program
freezes. Pins 2-3 will generate a
non-maskable interrupt for the pro-
gram that has frozen (requires soft-
ware implementation). Watch Dog
must also be enabled in BIOS.
Jumper
Position
Pins 1-2
Pins 2-3
Open
Definition
WD to Reset
WD to NMI
Disabled
Watch Dog
Jumper Settings (JWD)
CMOS Clear
JBT1 is used to clear CMOS. Instead of pins, this "jumper" consists of
contact pads to prevent the accidental clearing of CMOS. To clear CMOS,
use a metal object such as a small screwdriver to touch both pads at the
same time to short the connection. Always remove the AC power cord
from the system before clearing CMOS.
Note: For an ATX power supply, you must completely shut down the sys-
tem, remove the AC power cord and then short JBT1 to clear CMOS.
GLAN1
®
S
UPER X6DVA-4G
GLAN2
DIM
M
2B
D
IM
M
2A
DIM
M
3B
D
IM
M
3A
DIM
M
1A
D
IM
M
1B
8-pin
PWR2
SMB
PWR
FP CTRL
S
p
e
a
k
e
r
W
O
R
G
L
A
N
C
T
L
R
X
4
P
C
I-E
p
x
e
s
s
P
C
IX
#
6
(P
C
IX
-1
3
3
)
N
o
rth
B
rid
g
e
V
G
A
C
O
M
1
U
S
B
0
/1
K
B
/
M
o
u
s
e
P
W
4
A
T
X
P
W
R
1
24
-P
in
F
a
n
1
PW1
C
P
U
1
C
P
U
2
C
O
M
2
6
3
0
0
E
S
B
IC
H
G
L
A
N
C
T
L
R
P
W
R
F
a
u
lt
J
2
J
3
J
4
J
1
PW3
J
1
8
J
1
9
J
2
0
J
2
1
J
2
2
J
2
3
J
8
B
1
J
P
L
1
L
A
N
1
E
n
a
b
le
J
P
L
2
L
A
N
2
E
n
a
b
le
P
C
IX
#
5
(P
C
IX
-1
0
0
)
J
P
R
1
A
larm
R
e
s
e
t
J
9
B
1
J
1
5
J
1
3
J
P
A
1
(*S
C
S
I E
n
a
b
le
)
P
C
IX
s
lo
ts
/
S
M
B
C
o
n
n
e
c
t
J
F
2
P
W
L
E
D
/
S
P
K
R
P
C
I-E
#
4
J
1
4
Battery
F
a
n
6
F
a
n
5
J
P
G
1
J
1
7
V
G
A
E
n
a
b
le
3
2
- b
it P
C
I #
1
J
5
P
rin
te
r
J
10
F
lo
p
p
y
J
2
4
S
C
S
I
J
28
J
L
1
ID
E
2
J
38
F
a
n
4
S
A
T
A
0
S
A
T
A
1
J
S
0
C
h
a
. In
tru
J
S
1
J
B
T
1
Clr CMOS
J
4
1
IP
M
I
J
W
D
W
D
ID
E
1
J
44
J
F
1
Fan3
E
7
3
2
0
(L
in
d
e
n
h
u
rs
t
-V
S
)
M
C
H
P
X
H
(P
C
I-E
/
P
C
IX
In
te
rfa
c
e
)
S
I/O
V
G
A
C
T
L
R
S
C
S
I (L
S
I
5
3
C
2
0
)
64- bit
64- bit
U
S
B
2,3
JA1
J
S
L
E
D
S
A
T
A
L
E
D
D
S
9
Fan2
PW
2
J
W
O
L
D
S
7
D
S
8
P
O
S
T
L
E
D
S
y
s
te
m
L
E
D
S
C
S
I
C
h
a
n
n
e
lT
e
rm
.
E
n
a
b
le
J
P
F
P
W
R
F
o
rc
e
O
n
B
IO
S
D
S
1
D
S
4
D
S
2
D
S
3
C
P
U
P
W
L
E
D
C
P
U
1
V
R
M
O
H
L
E
D
C
P
U
2
V
R
M
O
H
L
E
D
D
S
5
P
W
R
L
E
D
WOL
S
C
S
I L
E
D
WD
Clear CMOS