User guide
• For one cycle, when a read from data TCM immediately follows a write to data TCM.
• For one cycle, when a data read from instruction TCM occurs.
• For two cycles, when a data write to instruction TCM occurs.
• When external memory is accessed. In this case, the number of stalled cycles depends on:
— the write buffer draining
— the external memory system.
Caches and Tightly Coupled Memories
Copyright ?1999 2001 ARM Limited 7-14