Specifications

Table Of Contents
Cinterion
®
EXS62-W/EXS82-W Hardware Interface Description
2.1 Application Interface
61
t EXS62-W_EXS82-W_HID_v01.200ee 2022-09-07
Public/ Released
Page 27 of 144
2.1.4 Serial Interface ASC0
EXSx2-W offers an 8-wire unbalanced, asynchronous modem interface ASC0 conforming to
ITU-T V.24 protocol DCE signaling. The electrical characteristics do not comply with ITU-T
V.28. The significant levels are 0V (for low data bit or active state) and 1.8V (for high data bit
or inactive state). For electrical characteristics please refer to Table 2. For an illustration of the
interface line’s startup behavior see Figure 8.
EXSx2-W is designed for use as a DCE. Based on the conventions for DCE-DTE connections
it communicates with the customer application (DTE) using the following signals:
Port TXD @ application sends data to the module’s TXD0 signal line
Port RXD @ application receives data from the module’s RXD0 signal line
Figure 7: Serial interface ASC0
Features:
Includes the data lines TXD0 and RXD0, the status lines RTS0 and CTS0 and, in addition,
the modem control lines DTR0, DSR0, DCD0 and RING0.
The RING0 signal serves to indicate incoming calls and other types of URCs (Unsolicited
Result Code). It can also be used to send pulses to the host application, for example to
wake up the application from power saving state.
By default configured to 8 data bits, no parity and 1 stop bit.
ASC0 can be operated at fixed bit rates from 300bps up to 921,600bps.
Supports RTS0/CTS0 hardware flow control as a configuration option (see [1]). The hard-
ware hand shake line RTS0 has an internal pull down resistor causing a low level signal, if
the line is not used and open. Although hardware flow control is recommended, this allows
communication by using only RXD and TXD lines.
Wake up from SLEEP mode by RTS0 activation (high to low transition; see Section 3.3.1.1).