Datasheet

AC Electrical Characteristics (Continued)
−40˚C ≤ T
A
≤ +85˚C unless otherwise specified.
Parameter Conditions Min Typ Max Units
Inputs
t
SETUP
4.5V ≤ V
CC
≤ 5.5V 200 ns
2.7V ≤ V
CC
<
4.5V 500 ns
t
HOLD
4.5V ≤ V
CC
≤ 5.5V 60 ns
2.7V ≤ V
CC
<
4.5V 150 ns
Output Propagation Delay (Note 16) R
L
= 2.2k, C
L
= 100 pF
t
PD1
,t
PD0
SO, SK 4.5V ≤ V
CC
≤ 5.5V 0.7 µs
2.7V ≤ V
CC
<
4.5V 1.75 µs
All Others 4.5V ≤ V
CC
≤ 5.5V 1.0 µs
2.7V ≤ V
CC
<
4.5V 2.5 µs
MICROWIRE Setup Time (t
UWS
) (Note 16) 20 ns
MICROWIRE Hold Time (t
UWH
) (Note 16) 56 ns
MICROWIRE Output Propagation Delay (t
UPD
) 220 ns
MICROWIRE Maximum Shift Clock
Master Mode 500 kHz
Slave Mode 1 MHz
Input Pulse Width (Note 17)
Interrupt Input High Time 1 t
C
Interrupt Input Low Time 1 t
C
Timer 1 Input High Time 1 t
C
Timer 1 Input Low Time 1 t
C
Reset Pulse Width 1 µs
Note 11: t
C
= Instruction cycle time (Clock input frequency divided by 10).
Note 12: Maximum rate of voltage change must be
<
0.5 V/ms.
Note 13: Supply and IDLE currents are measured with CKI driven with a square wave Oscillator, CKO driven 180˚ out of phase with CKI, inputs connected to V
CC
and outputs driven low but not connected to a load.
Note 14: The HALT mode will stop CKI from oscillating in the R/C and the Crystal configurations. In the R/C configuration, CKI is forced high internally. In the crystal
or external configuration, CKI is TRI-STATE. Measurement of I
DD
HALT is done with device neither sourcing nor sinking current; with L. F, C, G0, and G2–G5
programmed as low outputs and not driving a load; all outputs programmed low and not driving a load; all inputs tied to V
CC
; clock monitor disabled. Parameter refers
to HALT mode entered via setting bit 7 of the G Port data register.
Note 15: Pins G6 and RESET are designed with a high voltage input network. These pins allow input voltages
>
V
CC
and the pins will have sink current to V
CC
when biased at voltages
>
V
CC
(the pins do not have source current when biased at a voltage below V
CC
). The effective resistance to V
CC
is 750Ω (typical). These
two pins will not latch up. The voltage at the pins must be limited to
<
14V. WARNING: Voltages in excess of 14V will cause damage to the pins. This warning
excludes ESD transients.
Note 16: The output propagation delay is referenced to the end of the instruction cycle where the output change occurs.
Note 17: Parameter characterized but not tested.
Note 18: Rise times faster than this specification may reset the device if POR is enabled and may affect the value of Idle Timer T0 if POR is not enabled.
DS012838-9
FIGURE 4. MICROWIRE/PLUS Timing
COP8SA Family
www.national.com11