User Manual
Table Of Contents
- Revision History
- Table of Contents
- Target products
- 1 INTRODUCTION
- 2 OVERVIEW OF SIMPLE AV SYSTEM BOARD
- 3 PREPARATIONS
- 4 PROGRAM EXECUTION METHOD
- 5 SUPPORTED MEDIA
- 6 OPERATION METHOD
- 7 SPECIFICATIONS
- 7.1 Hardware
- 7.2 Software
- 7.2.1 Software Block Diagram
- 7.2.2 Software Library
- 7.2.3 System Specifications
- 7.2.4 API Specifications
- 7.2.5 Operation Limit
- 7.2.6 Operation Flow of Entire Application
- 7.2.7 Application State Transition
- 7.2.8 Operation Flow
- 7.2.8.1 Main Processing Function
- 7.2.8.2 USB Task Processing Function
- 7.2.8.3 File System (MDF) Task Processing Function
- 7.2.8.4 HMI Task Processing Function
- 7.2.8.5 AUDIO Play Task Processing Function
- 7.2.8.6 Switch Press Detection Processing Function
- 7.2.8.7 Processing Function After Switch Press Detection
- 7.2.8.8 Touch Panel Touch Detection Processing Function
- 7.2.8.9 Processing After Touch Panel Touch Detection Function
- 7.2.9 File Configuration
AN706-00040-2v0-E
51
7.2.3 System Specifications
7.2.3.1 Microcontroller System Specifications
Microcontroller system specifications are given in Table 16.
Table 16 Microcontroller System Specifications
Item
Description
Remarks
Operation
Clock
CPU:80MHz
APB1 to 3:40MHz
High-speed PLL oscillation
Internal 20 multiplier
ROM(FLASH)
(*1)
113.0Kbyte
MP3
Vector section: 248 bytes
Program section: 112.7 Kbytes
152.6 Kbytes
AAC
Vector section: 248 bytes
Program section: 152.4 Kbytes
RAM (*1)
64.0 Kbytes
MP3 Variable: 32.0 Kbytes
Stack: 8.0 Kbytes
Heap: 24.0 Kbytes
63.8 Kbytes
AAC Variable: 24.3 Kbytes
Stack: 8.0 Kbytes
Heap: 31.5 Kbytes
MFS (*2)
Uses 2 ch
For I
2
S communication
With CSIO (*3) as the slave mode, realizes I
2
S by
serial output based on clock input from OSC.
For details, see “7.2.3.3 MFS System
Specifications”.
DMAC
Uses 4 ch
ch. 0/1: For USB host control
ch. 2/3: For CSIO data transfer
For details, see “7.2.3.4 DMAC System
Specifications”.
USB
－
For USB host control
External bus
16bit
For LCD control
Timer
Base Timer ch2
For timer count, 1 ms cycle
(*1) For details, see “7.2.3.2 Memory Map”.
(*2) Multi Function Serial (MFS) Interface
(*3) Clock sync Serial I/O (CSIO) interface