Planning Superdome Configurations
Building Blocks and Definitions
Appendix A 305
This cell contains four double speed busses, each connecting a single
processor to the cell controller(CC) chip, which controls the cell's
memory and links the cell to other cells and to I/O.
