Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsInterface ICsInterface IC - analogue switches TSSOP 16

1. General description

The HEF4053B is a triple single-pole double-throw (SPDT) analog switch, suitable for use

as an analog or digital multiplexer/demultiplexer. Each switch has a digital select input

(Sn), two independent inputs/outputs (nY0 and nY1) and a common input/output (nZ). All

three switches share an enable input (E

). A HIGH on E causes all switches into the

high-impedance OFF-state, independent of Sn.

and V

are the supply voltage connections for the digital control inputs (Sn and E).

The V

to V

range is 3 V to 15 V. The analog inputs/outputs (nY0, nY1 and nZ) can

swing between V

as a positive limit and V

as a negative limit. V

 V

may not

exceed 15 V. Unused inputs must be connected to V

, V

, or another input. For

operation as a digital multiplexer/demultiplexer, V

is connected to V

(typically

ground). V

and V

are the supply voltage connections for the switches.

2. Features and benefits

 Fully static operation

 5 V, 10 V, and 15 V parametric ratings

 Standardized symmetrical output characteristics

 Specified from 40 C to +125 C

 Complies with JEDEC standard JESD 13-B

3. Applications

 Analog multiplexing and demultiplexing

 Digital multiplexing and demultiplexing

 Signal gating

4. Ordering information

HEF4053B

Triple single-pole double-throw analog switch

Rev. 11 — 11 September 2014 Product data sheet

Table 1. Ordering information

All types operate from





C to +125



Type number Package

Name Description Version

HEF4053BP DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4

HEF4053BT SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

HEF4053BTT TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1

Summary of content (20 pages)

PAGE 1
HEF4053B Triple single-pole double-throw analog switch Rev. 11 — 11 September 2014 Product data sheet 1. General description The HEF4053B is a triple single-pole double-throw (SPDT) analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. Each switch has a digital select input (Sn), two independent inputs/outputs (nY0 and nY1) and a common input/output (nZ). All three switches share an enable input (E).
PAGE 2
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 5. Functional diagram E 6 VDD 16 13 1Y1 S1 11 LOGIC LEVEL CONVERSION DECODER 12 1Y0 14 1Z 1 2Y1 S2 10 6 < 6 < 6 = < < = < < = LOGIC LEVEL CONVERSION 2 2Y0 15 2Z 3 3Y1 S3 9 LOGIC LEVEL CONVERSION 5 3Y0 4 3Z ( 8 VSS DDH Fig 1. Logic symbol Fig 2.
PAGE 3
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch nYn VDD VEE from decoder and enable logic Fig 4. VDD nZ 001aae644 Schematic diagram (one switch) 6. Pinning information 6.1 Pinning HEF4053B 2Y1 1 16 VDD 2Y0 2 15 2Z 3Y1 3 14 1Z 3Z 4 13 1Y1 3Y0 E VEE VSS HEF4053B 12 1Y0 5 11 S1 6 2Y1 1 16 VDD 2Y0 2 15 2Z 3Y1 3 14 1Z 3Z 4 13 1Y1 3Y0 5 12 1Y0 E 6 11 S1 VEE 7 10 S2 VSS 8 10 S2 7 9 8 S3 001aae643 Fig 5.
PAGE 4
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 7. Functional description Table 3. Function table [1] Inputs Channel on E Sn L L nY0 to nZ L H nY1 to nZ H X switches OFF [1] H = HIGH voltage level; L = LOW voltage level; X = don’t care. 8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).
PAGE 5
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch Table 5. Recommended operating conditions …continued Symbol Parameter Conditions Min Typ Max Unit t/V input transition rise and fall rate VDD = 5 V - - 3.75 s/V VDD = 10 V - - 0.5 s/V VDD = 15 V - - 0.08 s/V 001aae646 15 VDD − VSS (V) 10 operating area 5 0 0 Fig 7. 5 10 VDD − VEE (V) 15 Operating area as a function of the supply voltages 10. Static characteristics Table 6.
PAGE 6
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch Table 6. Static characteristics …continued VSS = VEE = 0 V; VI = VSS or VDD unless otherwise specified. Symbol Parameter IDD CI Conditions Tamb = 85 C Tamb = 125 C Unit Min Max Min Max Min Max Min Max 5V - 5 - 5 - 150 - 150 A 10 V - 10 - 10 - 300 - 300 A 15 V - 20 - 20 - 600 - 600 A - - - - 7.
PAGE 7
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch Table 7. ON resistance …continued Tamb = 25 C; ISW = 200 A; VSS = VEE = 0 V.
PAGE 8
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 11. Dynamic characteristics Table 8. Dynamic characteristics Tamb = 25 C; VSS = VEE = 0 V; for test circuit see Figure 15.
PAGE 9
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch VDD E input VM VSS tPLZ nYn or nZ output LOW-to-OFF OFF-to-LOW tPZL VO 90 % 10 % VEE tPHZ VO tPZH 90 % nYn or nZ output HIGH-to-OFF OFF-to-HIGH 10 % VEE switch ON switch OFF switch ON 001aac292 Measurement points are given in Table 9. Fig 14. Enable and disable times Table 9. Measurement points Supply voltage Input Output VDD VM VM 5 V to 15 V 0.5VDD 0.
PAGE 10
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch tW VI negative pulse 0V 90 % VM 10 % tf tr tr tf VI positive pulse 0V VM 10 % 90 % VM VM tW VDD VDD VI PULSE GENERATOR VI VO RL S1 open DUT RT CL VSS VEE 001aaj903 Test data is given in Table 10. Definitions: DUT = Device Under Test. RT = Termination resistance should be equal to output impedance Zo of the pulse generator. CL = Load capacitance including test jig and probe. RL = Load resistance. Fig 15.
PAGE 11
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 11.2 Additional dynamic parameters Table 11. Additional dynamic characteristics VSS = VEE = 0 V; Tamb = 25 C. Symbol Parameter THD Conditions total harmonic distortion 3 dB frequency response f(3dB) VDD Typ Max Unit see Figure 16; RL = 10 k; CL = 15 pF; 5 V channel ON; VI = 0.5VDD (p-p); 10 V fi = 1 kHz 15 V [1] 0.25 - % [1] 0.04 - % [1] 0.04 - % see Figure 17; RL = 1 k; CL = 5 pF; channel ON; VI = 0.
PAGE 12
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch VDD VDD or VSS S1 to S3 nY0 1 nZ nY1 2 switch E VSS = VEE VSS RL CL dB fi 001aaj906 Fig 18. Test circuit for measuring isolation (OFF-state) 9'' 9'' 5/ 9'' 6 WR 6 Q< Q= Q< 5/ VZLWFK ( * 966 9(( 9'' RU 966 &/ 9 92 DDM a. Test circuit ORJLF LQSXW 6Q ( RII RQ RII 92 9FW DDM b. Input and output pulse definitions Fig 19.
PAGE 13
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch VDD VDD VDD or VSS S1 to S3 nY0 nZ nY1 VDD or VSS S1 to S3 nY0 nZ nY1 E E VSS = VEE VSS RL VO RL VSS = VEE VSS VI RL VI VO 001aaj909 a. Switch closed condition RL 001aaj910 b. Switch open condition Fig 20. Test circuit for measuring crosstalk between switches HEF4053B Product data sheet All information provided in this document is subject to legal disclaimers. Rev.
PAGE 14
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 12.
PAGE 15
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 62 SODVWLF VPDOO RXWOLQH SDFNDJH OHDGV ERG\ ZLGWK PP 627 ' ( $ ; F \ + ( Y 0 $ = 4 $ $ $ $ SLQ LQGH[ ș / S / H Z 0 E S GHWDLO ; PP VFDOH ',0(16,216 LQFK GLPHQVLRQV DUH GHULYHG IURP WKH RULJLQDO PP GLPHQVLRQV 81,7 $ PD[ $ $ $ E S F ' ( H + ( / / S 4 Y Z \ = PP
PAGE 16
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 76623 SODVWLF WKLQ VKULQN VPDOO RXWOLQH SDFNDJH OHDGV ERG\ ZLGWK PP ' 627 ( $ ; F \ + ( Y 0 $ = 4 $ SLQ LQGH[ $ $ $ ș / S / H GHWDLO ; Z 0 E S PP VFDOH ',0(16,216 PP DUH WKH RULJLQDO GLPHQVLRQV 81,7 $ PD[ $ $ $ E S F ' ( H + ( / / S 4 Y Z \ = ș PP
PAGE 17
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 13. Abbreviations Table 13. Abbreviations Acronym Description DUT Device Under Test 14. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes HEF4053B v.11 20140911 Product data sheet - HEF4053B v.10 - HEF4053B v.9 Modifications: HEF4053B v.10 Modifications: • Figure 19: Test circuit modified 20111117 • • Product data sheet Legal pages updated.
PAGE 18
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 15. Legal information 15.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 19
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use.
PAGE 20
HEF4053B NXP Semiconductors Triple single-pole double-throw analog switch 17. Contents 1 2 3 4 5 6 6.1 6.2 7 8 9 10 10.1 10.2 10.2.1 11 11.1 11.2 11.2.1 12 13 14 15 15.1 15.2 15.3 15.4 16 17 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 Functional diagram . . . . . . . . . . . . . . . .