Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller TFBGA 144 (12x12) 16/32-Bit 60 MHz I/O number 112

1. General description

The LPC2292/2294 microcontrollers are based on a 16/32-bit ARM7TDMI-S CPU with

real-time emulation and embedded trace support, together with 256 kB of embedded

high-speed flash memory. A 128-bit wide memory interface and a unique accelerator

architecture enable 32-bit code execution at the maximum clock rate. For critical code

size applications, the alternative 16-bit Thumb mode reduces code by more than 30 %

with minimal performance penalty.

With their 144-pin package, low power consumption, various 32-bit timers, 8-channel

10-bit ADC, 2/4 (LPC2294) advanced CAN channels, PWM channels and up to nine

external interrupt pins these microcontrollers are particularly suitable for automotive and

industrial control applications as well as medical systems and fault-tolerant maintenance

buses. The number of available GPIOs ranges from 76 (with external memory) through

112 (single-chip). With a wide range of additional serial communications interfaces, they

are also suited for communication gateways and protocol converters as well as many

other general-purpose applications.

Remark: Throughout the data sheet, the term LPC2292/2294 will apply to devices with

and without the /00 or /01 suffix. The suffixes /00 and /01 will be used to differentiate from

other devices only when necessary.

2. Features and benefits

2.1 Key features brought by LPC2292/2294/01 devices

 Fast GPIO ports enable port pin toggling up to 3.5 times faster than the original device.

They also allow for a port pin to be read at any time regardless of its function.

 Dedicated result registers for ADC(s) reduce interrupt overhead. The ADC pads are

5 V tolerant when configured for digital I/O function(s).

 UART0/1 include fractional baud rate generator, auto-bauding capabilities and

handshake flow-control fully implemented in hardware.

 Buffered SSP serial controller supporting SPI, 4-wire SSI, and Microwire formats.

 SPI programmable data length and master mode enhancement.

 Diversified Code Read Protection (CRP) enables different security levels to be

implemented. This feature is available in LPC2292/2294/00 devices as well.

 General purpose timers can operate as external event counters.

2.2 Key features common for all devices

 16/32-bit ARM7TDMI-S microcontroller in a LQFP144 package.

LPC2292/2294

16/32-bit ARM microcontrollers; 256 kB ISP/IAP flash with

CAN, 10-bit ADC and external memory interface

Rev. 8 — 8 June 2011 Product data sheet

Summary of content (54 pages)

PAGE 1
LPC2292/2294 16/32-bit ARM microcontrollers; 256 kB ISP/IAP flash with CAN, 10-bit ADC and external memory interface Rev. 8 — 8 June 2011 Product data sheet 1. General description The LPC2292/2294 microcontrollers are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate.
PAGE 2
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface  16 kB on-chip static RAM and 256 kB on-chip flash program memory. 128-bit wide interface/accelerator enables high-speed 60 MHz operation.  In-System Programming/In-Application Programming (ISP/IAP) via on-chip bootloader software. Single flash sector or full chip erase in 400 ms and programming of 256 B in 1 ms.
PAGE 3
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 1. Ordering information …continued Type number Package Name Description Version LPC2294HBD144 LQFP144 plastic low profile quad flat package; 144 leads; body 20  20  1.4 mm SOT486-1 LPC2294HBD144/00 LQFP144 plastic low profile quad flat package; 144 leads; body 20  20  1.4 mm SOT486-1 LPC2294HBD144/01 LQFP144 plastic low profile quad flat package; 144 leads; body 20  20  1.
PAGE 4
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 4.
PAGE 5
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 5. Pinning information 109 144 5.1 Pinning 1 108 LPC2292FBD LPC2294HBD(1) 72 73 37 36 002aad185 (1) Pin configuration is identical for devices with and without /00 and /01 suffixes. Fig 2.
PAGE 6
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx NXP Semiconductors LPC2292_2294 Product data sheet Table 3.
PAGE 7
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx Ball allocation …continued NXP Semiconductors LPC2292_2294 Product data sheet Table 3.
PAGE 8
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 5.2 Pin description Table 4. Pin description Symbol Pin (LQFP) Pin (TFBGA)[1] P0[0] to P0[31] Type Description I/O Port 0: Port 0 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the Pin Connect Block. Pins 26 and 31 of port 0 are not available.
PAGE 9
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 4. Pin description …continued Symbol Pin (LQFP) Pin (TFBGA)[1] Type Description P0[12]/DSR1/ MAT1[0]/RD4 84[2] J13[2] I DSR1 — Data Set Ready input for UART1. O MAT1[0] — Match output for Timer 1, channel 0. I RD4 — CAN4 receiver input (LPC2294 only). P0[13]/DTR1/ MAT1[1]/TD4 85[2] O DTR1 — Data Terminal Ready output for UART1. O MAT1[1] — Match output for Timer 1, channel 1.
PAGE 10
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 4. Pin description …continued Symbol Pin (LQFP) Pin (TFBGA)[1] Type Description P0[27]/AIN0/ CAP0[1]/ MAT0[1] 23[6] H3[6] I AIN0 — ADC, input 0. This analog input is always connected to its pin. I CAP0[1] — Capture input for Timer 0, channel 1. O MAT0[1] — Match output for Timer 0, channel 1. I AIN1 — ADC, input 1. This analog input is always connected to its pin.
PAGE 11
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 4. Pin description …continued Symbol Pin (LQFP) Pin (TFBGA)[1] Type Description P1[25]/EXTIN0 60[7] K8[7] I EXTIN0 — External Trigger Input. Standard I/O with internal pull-up. P1[26]/RTCK 52[7] N6[7] I/O RTCK — Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up.
PAGE 12
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 4. Pin description …continued Symbol Pin (LQFP) Pin (TFBGA)[1] Type Description P2[24]/D24 11[7] E2[7] I/O D24 — External memory data line 24. P2[25]/D25 12[7] E1[7] I/O D25 — External memory data line 25. P2[26]/D26/ BOOT0 13[7] F4[7] I/O D26 — External memory data line 26. I BOOT0 — While RESET is low, together with BOOT1 controls booting and internal operation.
PAGE 13
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 4. Pin description …continued Symbol Pin (LQFP) Pin (TFBGA)[1] Type Description P3[17]/A17 48[7] N5[7] O A17 — External memory address line 17. P3[18]/A18 47[7] M5[7] O A18 — External memory address line 18. P3[19]/A19 46[7] L5[7] O A19 — External memory address line 19. P3[20]/A20 45[7] K5[7] O A20 — External memory address line 20.
PAGE 14
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 4. Pin description …continued Symbol Pin (LQFP) Pin (TFBGA)[1] Type Description VDDA(1V8) 143 A2 I Analog 1.8 V core power supply: This is the power supply voltage for internal circuitry. This should be nominally the same voltage as VDD(1V8) but should be isolated to minimize noise and error. VDD(3V3) 2, 31, 39, 51, B1, K3, M3, I 57, 77, 94, M6, N8, K10, 104, 112, 119 F12, C13, A11, B9 3.
PAGE 15
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6. Functional description 6.1 Architectural overview The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on RISC principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed CISC.
PAGE 16
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.3 On-chip SRAM On-chip SRAM may be used for code and/or data storage. The SRAM may be accessed as 8-bit, 16-bit, and 32-bit. The LPC2292/2294 provide 16 kB of SRAM. 6.4 Memory map The LPC2292/2294 memory maps incorporate several distinct regions, as shown in Figure 4. In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in either flash memory (the default) or on-chip static RAM.
PAGE 17
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.5 Interrupt controller The VIC accepts all of the interrupt request inputs and categorizes them as Fast Interrupt Request (FIQ), vectored Interrupt Request (IRQ), and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted. FIQ has the highest priority.
PAGE 18
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 5.
PAGE 19
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.8 General purpose parallel I/O (GPIO) and Fast I/O Device pins that are not connected to a specific peripheral function are controlled by the parallel I/O registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins. 6.8.
PAGE 20
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.10 CAN controllers and acceptance filter The LPC2292/2294 each contain two/four CAN controllers. The CAN is a serial communications protocol which efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high-speed networks to low cost multiplex wiring. 6.10.1 Features • • • • • Data rates up to 1 Mbit/s on each bus.
PAGE 21
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I2C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it. The I2C-bus implemented in LPC2292/2294 supports bit rate up to 400 kbit/s (Fast I2C-bus). 6.12.1 Features • • • • • • Compliant with standard I2C-bus interface.
PAGE 22
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.14 SSP controller (LPC2292/94/01 only) The SSP is a controller capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer.
PAGE 23
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.15.2 Features available in LPC2292/2294/01 only The LPC2292/2294/01 can count external events on one of the capture inputs if the external pulse lasts at least one half of the period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs, or used as external interrupts.
PAGE 24
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.18 Pulse width modulator The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2292/2294. The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions when specified timer values occur, based on seven match registers.
PAGE 25
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface • Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must ‘release’ new match values before they can become effective. • May be used as a standard timer if the PWM mode is not enabled. • A 32-bit Timer/Counter with a programmable 32-bit prescaler. 6.19 System control 6.19.
PAGE 26
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface The Wake-up Timer monitors the crystal oscillator as the means of checking whether it is safe to begin code execution. When power is applied to the chip, or some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufficient amplitude to drive the clock logic.
PAGE 27
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 6.19.7 Power control The LPC2292/2294 support two reduced power modes: Idle mode and Power-down mode. In Idle mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution.
PAGE 28
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic. The JTAG clock (TCK) must be slower than 1⁄6 of the CPU clock (CCLK) for the JTAG interface to operate. 6.20.
PAGE 29
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 7. Limiting values Table 6. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134).[1] Symbol Min Max Unit supply voltage (1.8 V) [2] 0.5 +2.5 V VDD(3V3) supply voltage (3.3 V) [3] 0.5 +3.6 V VDDA(3V3) analog supply voltage (3.3 V) 0.5 +4.6 V VIA analog input voltage VDD(1V8) Parameter Conditions 0.5 +5.1 V 5 V tolerant I/O pins [4][5] 0.5 +6.
PAGE 30
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 8. Static characteristics Table 7. Static characteristics Tamb = 40 C to +125 C, unless otherwise specified. Symbol VDD(1V8) VDD(3V3) Min Typ[1] Max Unit supply voltage (1.8 V) [2] 1.65 1.8 1.95 V supply voltage (3.3 V) [3] 3.0 3.3 3.6 V 2.5 3.3 3.6 V Parameter Conditions VDDA(3V3) analog supply voltage (3.
PAGE 31
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 7. Static characteristics …continued Tamb = 40 C to +125 C, unless otherwise specified. Symbol Parameter Min Typ[1] Max Unit - 50 - mA VDD(1V8) = 1.8 V; Tamb = 25 C - 10 - A VDD(1V8) = 1.8 V; Tamb = 85 C - 110 500 A VDD(1V8) = 1.8 V; Tamb = 125 C - 300 1000 A - 45 - mA - 11.5 - mA VDD(1V8) = 1.8 V; Tamb = 25 C - 10 - A VDD(1V8) = 1.
PAGE 32
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 7. Static characteristics …continued Tamb = 40 C to +125 C, unless otherwise specified. Symbol Parameter Conditions Min Typ[1] Max Unit Oscillator pins Vi(XTAL1) input voltage on pin XTAL1 0 - 1.8 V Vo(XTAL2) output voltage on pin XTAL2 0 - 1.8 V [1] Typical ratings are not guaranteed. The values listed are at room temperature (+25 C), nominal supply voltages. [2] Internal rail.
PAGE 33
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface gain error EG offset error EO 1023 1022 1021 1020 1019 1018 (2) 7 code out (1) 6 5 (5) 4 (4) 3 (3) 2 1 LSB (ideal) 1 0 1 2 3 4 5 6 7 1018 1019 1020 1021 1022 1023 1024 VIA (LSBideal) 1 LSB = offset error EO VDDA − VSSA 1024 002aaa668 (1) Example of an actual transfer curve. (2) The ideal transfer curve. (3) Differential linearity error (ED). (4) Integral non-linearity (EL(adj)).
PAGE 34
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 8.1 Power consumption measurements for LPC2292/01 and LPC2294/01 The power consumption measurements represent typical values for the given conditions. The peripherals were enabled through the PCONP register, but for these measurements, the peripherals were not configured to run. Peripherals were disabled through the PCONP register.
PAGE 35
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 002aad104 45 60 MHz IDD(act) (mA) 48 MHz 35 25 15 12 MHz 5 -40 -15 10 35 60 temperature (°C) 85 Test conditions: Active mode entered executing code on-chip flash; PCLK = CCLK⁄4; core voltage 1.8 V; all peripherals disabled. Fig 8. Typical LPC2292/01 IDD(act) measured at different temperatures 002aad105 10.0 IDD(idle) (mA) 8.0 all peripherals enabled 6.0 all peripherals disabled 4.0 2.0 0.
PAGE 36
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 002aad106 10.0 IDD(idle) (mA) 60 MHz 8.0 48 MHz 6.0 4.0 12 MHz 2.0 1.65 1.80 voltage (V) 1.95 Test conditions: Idle mode entered executing code from on-chip flash; PCLK = CCLK⁄4; Tamb = 25 C; all peripherals enabled but not active. Fig 10. Typical LPC2292/01 IDD(idle) measured at different core voltages 002aad107 6.0 IDD(idle) (mA) 5.0 60 MHz 4.0 48 MHz 3.0 2.0 12 MHz 1.
PAGE 37
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 002aad108 200 IDD(pd) (μA) 1.95 V 1.8 V 1.65 V 160 120 80 40 0 -40 -15 10 35 60 temperature (°C) 85 Test conditions: Power-down mode entered executing code from on-chip flash. Fig 12. Typical LPC2292/01 core power-down current IDD(pd) measured at different temperatures 002aad109 50.0 IDD(act) (mA) all peripherals enabled all peripherals disabled 40.0 30.0 20.0 10.0 0.
PAGE 38
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 002aad110 55.0 IDD(act) (mA) 60 MHz 45.0 48 MHz 35.0 25.0 12 MHz 15.0 5.0 1.65 1.80 voltage (V) 1.95 Test conditions: Active mode entered executing code from on-chip flash; PCLK = CCLK⁄4; Tamb = 25 C; all peripherals enabled but not active. Fig 14. Typical LPC2294/01 IDD(act) measured at different core voltages 002aad111 45.0 60 MHz IDD(act) (mA) 48 MHz 35.0 25.0 15.0 12 MHz 5.
PAGE 39
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 002aad112 15.0 IDD(idle) (mA) 10.0 all peripherals enabled 5.0 all peripherals disabled 0.0 12 20 28 36 44 52 60 frequency (MHz) Test conditions: Idle mode entered executing code from on-chip flash; PCLK = CCLK⁄4; Tamb = 25 C; core voltage 1.8 V. Fig 16. Typical LPC2294/01 IDD(idle) measured at different frequencies 002aad113 15.0 IDD(idle) (mA) 60 MHz 10.0 48 MHz 5.0 12 MHz 0.0 1.65 1.
PAGE 40
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 002aad114 6.50 IDD(idle) (mA) 5.50 60 MHz 48 MHz 4.50 3.50 2.50 12 MHz 1.50 0.50 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature (°C) Test conditions: Idle mode entered executing code from on-chip flash; PCLK = CCLK⁄4; core voltage 1.8 V; all peripherals disabled. Fig 18. Typical LPC2294/01 IDD(idle) measured at different temperatures 002aad115 500 IDD(pd) (μA) 1.95 V 1.8 V 400 1.
PAGE 41
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 002aad116 45.0 IDD(act) (mA) 60 MHz 35.0 48 MHz 25.0 15.0 12 MHz 5.0 1.65 1.80 1.95 voltage (V) Test conditions: Active mode entered executing code from on-chip flash; PCLK = CCLK⁄4; Tamb = 25 C; all peripherals disabled. Fig 20. Typical LPC2292/01 and LPC2294/01 IDD(act) measured at different core voltages 002aad117 10.0 IDD(idle) (mA) 60 MHz 48 MHz 5.0 12 MHz 0.0 1.65 1.80 voltage (V) 1.
PAGE 42
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 9. Typical LPC2292/01 peripheral power consumption in active mode …continued Core voltage 1.8 V; Tamb = 25 C; all measurements in A; PCLK = CCLK⁄4; all peripherals enabled. Peripheral CCLK = 12 MHz CCLK = 48 MHz CCLK = 60 MHz PWM0 103 341 407 I2C-bus 9 37 53 SPI0/1 6 27 29 RTC 16 55 78 PCEMC 306 994 1205 ADC 33 128 167 CAN1/2 229 771 914 Table 10.
PAGE 43
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 11. Dynamic characteristics …continued Tamb = 40 C to +125 C; VDD(1V8), VDD(3V3) over specified ranges.
PAGE 44
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 12.
PAGE 45
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Table 12.
PAGE 46
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 9.1 Timing XCLK tCSLAV tCSHOEH CS addr tam th(D) data tCSLOEL tOELAV tOEHANV OE tCHOEL tCHOEH 002aaa749 Fig 22. External memory read access XCLK tCSLDV CS tAVCSL tCSLWEL tWELWEH tBLSLBLSH BLS/WE tWEHANV tCSLBLSL tWELDV tBLSHANV addr tCSLDV tWEHDNV tBLSHDNV data OE 002aaa750 Fig 23.
PAGE 47
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface tCHCL tCHCX tCLCH tCLCX Tcy(clk) 002aaa907 Fig 24. External clock timing (with an amplitude of at least Vi(RMS) = 200 mV) LPC2292_2294 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 8 — 8 June 2011 © NXP B.V. 2011. All rights reserved.
PAGE 48
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 10. Package outline LQFP144: plastic low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm SOT486-1 c y X A 73 72 108 109 ZE e E HE A A2 (A 3) A1 θ wM Lp bp L pin 1 index detail X 37 144 1 36 v M A ZD wM bp e D B HD v M B 0 5 10 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e mm 1.6 0.15 0.05 1.45 1.35 0.25 0.
PAGE 49
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface TFBGA144: plastic thin fine-pitch ball grid array package; 144 balls A B D SOT569-2 ball A1 index area A E A2 A1 detail X e1 e ∅v ∅w b N M L K J H G F E D C B A ball A1 index area M M C C A B C y y1 C e e2 1 2 3 5 4 6 7 8 9 10 11 12 13 X 0 5 10 mm scale DIMENSIONS (mm are the original dimensions) UNIT mm max nom min A A1 A2 b D E e e1 e2 v w y y1 1.20 1.05 0.
PAGE 50
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 11. Abbreviations Table 14.
PAGE 51
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 12. Revision history Table 15. Revision history Document ID Release date Data sheet status Change notice Supersedes LPC2292_2294 v.8 20110608 Product data sheet 201004021F LPC2292_2294 v.7 Modifications: LPC2292_2294 v.7 Modifications: LPC2292_2294 v.
PAGE 52
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 13. Legal information 13.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification.
PAGE 53
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements.
PAGE 54
LPC2292/2294 NXP Semiconductors 16/32-bit ARM microcontrollers with external memory interface 15. Contents 1 2 2.1 2.2 3 3.1 4 5 5.1 5.2 6 6.1 6.2 6.3 6.4 6.5 6.5.1 6.6 6.7 6.8 6.8.1 6.8.2 6.9 6.9.1 6.9.2 6.10 6.10.1 6.11 6.11.1 6.11.2 6.12 6.12.1 6.13 6.13.1 6.13.2 6.14 6.14.1 6.15 6.15.1 6.15.2 6.16 6.16.1 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Key features brought by LPC2292/2294/01 devices . . . . . . . . . .