PCA9540B 2-channel I2C-bus multiplexer Rev. 6 — 5 May 2014 Product data sheet 1. General description The PCA9540B is a 1-of-2 bidirectional translating multiplexer, controlled via the I2C-bus. The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 3. Ordering information Table 1. Ordering information Type number PCA9540BD Topside marking Package Name Description Version PA9540B SO8 plastic small outline package; 8 leads; body width 3.9 mm SOT96-1 PCA9540BDP 9540B TSSOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm SOT505-1 PCA9540BGD 40B XSON8 plastic extremely thin small outline package; no leads; 8 terminals; SOT996-2 body 3 2 0.5 mm 3.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 4. Block diagram PCA9540B SD0 SD1 SC0 SC1 VSS VDD SCL SDA SWITCH CONTROL LOGIC POWER-ON RESET INPUT FILTER I2C-BUS CONTROL 002aae715 Fig 1. PCA9540B Product data sheet Block diagram of PCA9540B All information provided in this document is subject to legal disclaimers. Rev. 6 — 5 May 2014 © NXP Semiconductors N.V. 2014. All rights reserved.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 5. Pinning information 5.1 Pinning SCL 1 8 SC1 SDA 2 7 SD1 VDD 3 6 VSS VDD 3 SD0 4 5 SC0 SD0 4 PCA9540BD SCL 1 8 SC1 SDA 2 7 SD1 PCA9540BDP VSS 5 SC0 002aae714 002aae713 Fig 2. 6 Pin configuration for SO8 SCL 1 SDA 2 Fig 3. Pin configuration for TSSOP8 8 SC1 7 SD1 PCA9540BGD VDD 3 6 VSS SD0 4 5 SC0 002aae753 Transparent top view Fig 4. Pin configuration for XSON8 5.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 6. Functional description Refer to Figure 1 “Block diagram of PCA9540B”. 6.1 Device addressing Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9540B is shown in Figure 5. slave address 1 1 1 0 0 0 fixed Fig 5. 0 R/W 002aae716 Slave address The last bit of the slave address defines the operation to be performed.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer Table 4. Control register: Write — channel selection; Read — channel status D7 D6 D5 D4 D3 B2 B1 B0 Command X X X X X 0 X X no channel selected X X X X X 1 0 0 channel 0 enabled X X X X X 1 0 1 channel 1 enabled X X X X X 1 1 X no channel selected 0 0 0 0 0 0 0 0 no channel selected; power-up default state 6.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer Figure 7, we see that Vo(sw)(max) is at 2.7 V when the PCA9540B supply voltage is 3.5 V or lower so the PCA9540B supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 14). More Information can be found in application note AN262, “PCA954X family of I2C/SMBus multiplexers and switches”. 7.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 7.3 System configuration A device generating a message is a ‘transmitter’, a device receiving is the ‘receiver’. The device that controls the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’ (see Figure 10). 6'$ 6&/ 0$67(5 75$160,77(5 5(&(,9(5 6/$9( 5(&(,9(5 6/$9( 75$160,77(5 5(&(,9(5 0$67(5 75$160,77(5 0$67(5 75$160,77(5 5(&(,9(5 , & %86 08/7,3/(;(5 6/$9( DDD Fig 10.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 7.5 Bus transactions slave address SDA S 1 1 1 0 0 control register 0 0 START condition 0 A R/W X X X X X B2 acknowledge from slave B1 B0 A P acknowledge from slave STOP condition 002aae719 Fig 12.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 9. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to ground (VSS = 0 V). Symbol Parameter VDD VI Min Max Unit supply voltage 0.5 +7.0 V input voltage 0.5 +7.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 11. Static characteristics Table 7. Static characteristics at VDD = 2.3 V to 3.6 V VSS = 0 V; Tamb = 40 C to +85 C; unless otherwise specified. See Table 8 for VDD = 3.6 V to 5.5 V. Symbol Parameter Conditions Min Typ Max Unit 2.3 - 3.6 V Supply VDD supply voltage IDD supply current operating mode; VDD = 3.6 V; no load; VI = VDD or VSS; fSCL = 100 kHz - 20 50 A Istb standby current standby mode; VDD = 3.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer Table 8. Static characteristics at VDD = 3.6 V to 5.5 V VSS = 0 V; Tamb = 40 C to +85 C; unless otherwise specified. See Table 7 for VDD = 2.3 V to 3.6 V. Symbol Parameter Conditions Min Typ Max Unit 3.6 - 5.5 V Supply VDD supply voltage IDD supply current operating mode; VDD = 5.5 V; no load; VI = VDD or VSS; fSCL = 100 kHz - 65 100 A Istb standby current standby mode; VDD = 5.5 V; no load; VI = VDD or VSS - 0.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 12. Dynamic characteristics Table 9. Symbol Dynamic characteristics Parameter Conditions Standard-mode I2C-bus from SDA to SDx, or SCL to SCx Fast-mode I2C-bus Unit Min Max Min Max - 0.3[1] - 0.3[1] ns 0 100 0 400 kHz 4.7 - 1.3 - s 4.0 - 0.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer î 9'' 6'$ î 9'' WU W%8) WI W+' 67$ W63 W/2: î 9'' 6&/ î 9'' W+' 67$ 3 6 W+' '$7 W+,*+ W68 '$7 W68 67$ 6U W68 672 3 DDD Fig 15. Definition of timing on the I2C-bus PCA9540B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 5 May 2014 © NXP Semiconductors N.V. 2014. All rights reserved.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 13.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 76623 SODVWLF WKLQ VKULQN VPDOO RXWOLQH SDFNDJH OHDGV ERG\ ZLGWK PP ' ( 627 $ ; F \ +( Y 0 $ = $ SLQ LQGH[ $ $ $ ș /S / GHWDLO ; H Z 0 ES PP VFDOH ',0(16,216 PP DUH WKH RULJLQDO GLPHQVLRQV 81,7 $ PD[ $ $ $ ES F ' ( H +( / /S Y Z \ = ș PP
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer ;621 SODVWLF H[WUHPHO\ WKLQ VPDOO RXWOLQH SDFNDJH QR OHDGV WHUPLQDOV ERG\ [ [ PP ' % 627 $ ( $ $ GHWDLO ; WHUPLQDO LQGH[ DUHD H & & $ % & Y Z E H / \ & \ / / ; PP VFDOH 'LPHQVLRQV PP DUH WKH RULJLQDO GLPHQVLRQV 8QLW PP PD[ QRP PLQ $ $ E ' ( H H / / / Y Z \ \
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 14. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”. 14.1 Introduction to soldering Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 14.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer temperature maximum peak temperature = MSL limit, damage level minimum peak temperature = minimum soldering temperature peak temperature time 001aac844 MSL: Moisture Sensitivity Level Fig 19. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 15. Soldering: PCB footprints î î VROGHU ODQGV RFFXSLHG DUHD 'LPHQVLRQV LQ PP SODFHPHQW DFFXUDF\ VRW BIU Fig 20. PCB footprint for SOT96-1 (SO8); reflow soldering î î HQODUJHG VROGHU ODQG î î ERDUG GLUHFWLRQ VROGHU ODQGV RFFXSLHG DUHD VROGHU UHVLVW SODFHPHQW DFFXUUDF\ 'LPHQVLRQV LQ PP VRW BIZ Fig 21.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer VROGHU ODQGV RFFXSLHG DUHD 'LPHQVLRQV LQ PP VRW BIU Fig 22. PCB footprint for SOT505-1 (TSSOP8); reflow soldering PCA9540B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 5 May 2014 © NXP Semiconductors N.V. 2014. All rights reserved.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer SD RD SD RD VROGHU ODQGV SODFHPHQW DUHD VROGHU SDVWH RFFXSLHG DUHD 'LPHQVLRQV LQ PP VRW BIU Fig 23. PCB footprint for SOT996-2 (XSON8); reflow soldering PCA9540B Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 5 May 2014 © NXP Semiconductors N.V. 2014. All rights reserved.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 16. Abbreviations Table 12. Abbreviations Acronym Description CDM Charged-Device Model ESD ElectroStatic Discharge HBM Human Body Model I2C-bus Inter-Integrated Circuit bus I/O Input/Output IC Integrated Circuit LSB Least Significant Bit POR Power-On Reset SMBus System Management Bus 17. Revision history Table 13. Revision history Document ID Release date Data sheet status Change notice Supersedes PCA9540B v.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 18. Legal information 18.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use.
PCA9540B NXP Semiconductors 2-channel I2C-bus multiplexer 20. Contents 1 2 3 3.1 4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.3 6.4 7 7.1 7.2 7.3 7.4 7.5 8 9 10 11 12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1 18.2 18.3 18.4 19 20 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2 Block diagram . . . . . . . .