Datasheet

PCF8523 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 6 — 17 September 2013 14 of 78
NXP Semiconductors
PCF8523
Real-Time Clock (RTC) and calendar
When SIE, CTAIE, WTAIE, CTBIE, AIE, CIE, BSIE, BLIE, and clock-out are disabled, then INT1 remains high-impedance.
When CTBIE is disabled, then INT2
remains high-impedance.
Fig 8. Interrupt block diagram
%/)%$77(5<
/2:)/$*
6(7
VHWEDWWHU\
ORZIODJ%/)
WRLQWHUIDFH
UHDG%/)
%/,(
DDD
IURPEDWWHU\
ORZGHWHFWLRQ
FLUFXLWFOHDU%/)
&/($5
%6)%$77(5<
)/$*
6(7
VHWEDWWHU\
IODJ%6)
WRLQWHUIDFH
UHDG%6)
%6,(
IURPLQWHUIDFH
FOHDU%6)
&/($5
38/6(
*(1(5$725
6(7
RIIVHWFLUFXLW
DGGVXEWUDFWSXOVH
&,(
IURPLQWHUIDFH
FOHDU&,(
&/($5
$)$/$50
)/$*
6(7
VHWDODUP
IODJ$)
WRLQWHUIDFH
UHDG$)
$,(
IURPLQWHUIDFH
FOHDU$)
&/($5
:7$)
:$7&+'2*
7,0(5)/$*
6(7
:$7&+'2*
&2817(5$
WRLQWHUIDFH
UHDG:7$)
0&8ORDGLQJ
ZDWFKGRJFRXQWHU
RUUHDGLQJ:7$)
&/($5
&7$)
&2817'2:1
7,0(5$)/$*
6(7
&2817'2:1
&2817(5$
WRLQWHUIDFH
UHDG&7$)
&7$,(
,17


IURPLQWHUIDFH
FOHDU&7$)
&/($5
38/6(
*(1(5$725
75,**(5
&/($5
6)
6(&21')/$*
6(7
6(&21'6&2817(5
WRLQWHUIDFH
UHDG6)
6,(


IURPLQWHUIDFH
FOHDU6)
&/($5
6,(
38/6(
*(1(5$725
75,**(5
&/($5
7$0
7$0
&/.287
,17&/.287
(1$%/(
7$& 
(1$%/(
7$& 
38/6(
*(1(5$725
75,**(5
&/($5
:7$,(


7$0
&7%)
&2817'2:1
7,0(5%)/$*
6(7
&2817'2:1
&2817(5%
WRLQWHUIDFH
UHDG&7%)
&7%,(


IURPLQWHUIDFH
FOHDU&7%)
&/($5
38/6(
*(1(5$725
75,**(5
&/($5
7%0
(1$%/(
7%& 
,17