PCF8579 LCD column driver for dot matrix graphic displays Rev. 05 — 11 May 2009 Product data sheet 1. General description The PCF8579 is a low power CMOS1 LCD column driver, designed to drive dot matrix graphic displays at multiplex rates of 1:8, 1:16, 1:24 or 1:32. The device has 40 outputs and can drive 32 × 40 dots in a 32 row multiplexed LCD. Up to 16 PCF8579s can be cascaded and up to 32 devices may be used on the same I2C-bus (using the two slave addresses).
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 3. Applications n n n n n Automotive information systems Telecommunication systems Point-of-sale terminals Industrial computer terminals Instrumentation 4. Ordering information Table 1. Ordering information Type number Package Name Description PCF8579T/1 VSO56 plastic very small outline package; 56 leads SOT190-1 PCF8579H/1 LQFP64 plastic low profile quad flat package; 64 leads; body 10 × 10 × 1.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 6. Block diagram C39 - C0 VDD V3 COLUMN(1) DRIVERS V4 PCF8579 VLCD OUTPUT CONTROLLER TEST VSS Y DECODER AND SENSING AMPLIFIERS POWER-ON RESET A3 A2 A1 A0 INPUT FILTERS SDA DISPLAY DECODER X DECODER SUBADDRESS COUNTER SCL 32 × 40 BIT DISPLAY RAM RAM DATA POINTER Y I2C-BUS CONTROLLER X SYNC TIMING GENERATOR CLK COMMAND DECODER msa919 n.c.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 7. Pinning information 7.1 Pinning SDA 1 56 C0 SCL 2 55 C1 SYNC 3 54 C2 CLK 4 53 C3 VSS 5 52 C4 TEST 6 51 C5 SA0 7 50 C6 A3 8 49 C7 A2 9 48 C8 A1 10 47 C9 A0 11 46 C10 VDD 12 45 C11 n.c.
PCF8579 NXP Semiconductors 49 C21 50 C20 51 C19 52 C18 53 C17 54 C16 55 C15 56 C14 57 C13 58 C12 59 C11 60 C10 61 C9 62 C8 63 C7 64 C6 LCD column driver for dot matrix graphic displays C5 1 48 C22 C4 2 47 C23 C3 3 46 C24 C2 4 45 C25 C1 5 44 C26 C0 6 43 C27 SDA 7 42 C28 SCL 8 SYNC 9 41 C29 PCF8579H 40 C30 C37 32 C38 31 C39 30 n.c. 29 n.c. 28 n.c. 27 n.c. 26 n.c. 25 VLCD 24 33 C36 V4 23 34 n.c. A2 16 V3 22 35 C35 n.c. 15 n.c.
PCF8579 NXP Semiconductors 49 C21 50 C20 51 C19 52 C18 53 C17 54 C16 55 C15 56 C14 57 C13 58 C12 59 C11 60 C10 61 C9 62 C8 63 C7 64 C6 LCD column driver for dot matrix graphic displays C5 1 48 C22 C4 2 47 C23 C3 3 46 C24 C2 4 45 C25 C1 5 44 C26 C0 6 43 C27 SDA 7 42 C28 SCL 8 SYNC 9 41 C29 PCF8579HT 40 C30 C37 32 C38 31 C39 30 n.c. 29 n.c. 28 n.c. 27 n.c. 26 n.c. 25 VLCD 24 33 C36 V4 23 34 n.c. A2 16 V3 22 35 C35 n.c. 15 n.c.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 7.2 Pin description Table 3.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays Remark: Do not transfer data on the I2C-bus for at least 1 ms after power-on to allow the reset action to complete. 8.2 Multiplexed LCD bias generation The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage (Vth). Vth is typically defined as the RMS voltage at which the LCD exhibits 10 % contrast.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays Table 5. Discrimination ratios Discrimination ratios Multiplex rate 1:8 1:16 1:24 1:32 V off ( RMS ) ------------------------V oper 0.297 0.245 0.214 0.193 V on ( RMS ) ----------------------V oper 0.430 0.316 0.263 0.230 V on ( RMS ) D = ------------------------V off ( RMS ) 1.447 1.291 1.230 1.196 V oper -------------V th 3.370 4.080 4.680 5.190 Figure 5 shows the values of Table 4 as graphs.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 8.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays Tfr ROW 1 R1 (t) VDD V2 V3 V4 V5 VLCD ROW 2 R2 (t) VDD V2 V3 V4 V5 VLCD COL 1 C1 (t) VDD V2 V3 V4 V5 VLCD COL 2 C2 (t) VDD V2 V3 V4 V5 VLCD state 1 (OFF) state 2 (ON) dot matrix 1:8 multiplex rate Voper 0.261 Voper Vstate 1(t) 0V 0.261 Voper Voper Voper 0.478 Voper 0.261 Voper Vstate 2(t) 0V 0.261 Voper 0.478 Voper Voper msa840 Vstate1(t) = C1(t) − R1(t).
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays state 1 (OFF) state 2 (ON) Tfr ROW 1 R1 (t) VDD V2 V3 V4 V5 VLCD ROW 2 R2 (t) VDD V2 V3 V4 V5 VLCD COL 1 C1 (t) VDD V2 V3 V4 V5 VLCD COL 2 C2 (t) dot matrix 1:16 multiplex rate VDD V2 V3 V4 V5 VLCD Voper Vstate 1(t) 0.2 Voper 0V 0.2 Voper Voper Voper 0.6 Voper Vstate 2(t) 0.2 Voper 0V 0.2 Voper 0.6 Voper Voper msa836 Vstate1(t) = C1(t) − R1(t).
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 8.4 Timing generator The timing generator of the PCF8579 organizes the internal data flow from the RAM to the display drivers. An external synchronization pulse SYNC is received from the PCF8578. This signal maintains the correct timing relationship between cascaded devices. 8.5 Column drivers Outputs C0 to C39 are column drivers which must be connected to the LCD. Unused outputs should be left open-circuit. 8.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays SDA SCL data line stable; data valid Fig 9. change of data allowed mba607 Bit transfer SDA SCL S P START condition STOP condition mba608 Fig 10. Definition of START and STOP condition SDA SCL MASTER TRANSMITTER / RECEIVER SLAVE TRANSMITTER / RECEIVER SLAVE RECEIVER MASTER TRANSMITTER MASTER TRANSMITTER / RECEIVER mba605 Fig 11.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 8.6.5 I2C-bus controller The I2C-bus controller detects the I2C-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8579 acts as an I2C-bus slave transmitter/receiver. Device selection depends on the I2C-bus slave address, the hardware subaddress and the commands transmitted. 8.6.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays In multiple device applications, the hardware subaddress pins of the PCF8579s (A0 to A3) are connected to VSS or VDD to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device must be allocated a unique hardware subaddress.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 8.7 Display RAM The PCF8579 contains a 32 × 40-bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes (4 × 8 × 40 bits). During RAM access, data is transferred to or from the RAM via the I2C-bus. 8.7.1 Data pointer The addressing mechanism for the display RAM is realized using the data pointer.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays Table 8. Set-mode - command bit description Bit Symbol Value Description 7 C 0, 1 see Table 7 6, 5 - 10 fixed value 4 T 3, 2 display mode 0 PCF8578 row only 1 PCF8578 mixed mode E[1:0] display status 00 blank 01 normal 10 all segments on 11 1, 0 inverse video M[1:0] Table 9.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays Table 11.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 8.9 RAM access 1 byte 0 LSB Y address Y max MSB 0 X address X max 001aaj920 Fig 15. RAM addressing scheme There are three RAM-access modes: • Character • Half-graphic • Full-graphic These modes are specified by the bits G[1:0] of the RAM-access command. The RAM-access command controls the order in which data is written to or read from the RAM (see Figure 17).
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx NXP Semiconductors PCF8579_5 Product data sheet DEVICE SELECT: subaddress 12 RAM ACCESS: bank 0 charac
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx PCF8579 driver 1 driver 2 NXP Semiconductors PCF8579_5 Product data sheet PCF8578/PCF8579 driver k
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 8.9.1 Display control The display is generated by continuously shifting rows of RAM data to the dot matrix LCD via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M[1:0] of the set-mode command. RAM bank 0 top of LCD bank 1 LCD bank 2 bank 3 msa851 1:32 multiplex rate and start bank = 2. Fig 18.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays The display status (all dots on or off and normal or inverse video) is set by the bits E[1:0] of the set-mode command. For bank switching, the RAM bank corresponding to the top of the display is set by the bits B[1:0] of the set-start-bank command. This is shown in Figure 18. This feature is useful when scrolling in alphanumeric applications. 9. Limiting values Table 13.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 10. Static characteristics Table 14. Static characteristics VDD = 2.5 V to 6 V; VSS = 0 V; VLCD = VDD − 3.5 V to VDD − 9 V; Tamb = −40 °C to +85 °C; unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Supplies VDD supply voltage 2.5 - 6.0 V VLCD LCD supply voltage VDD − 9 - VDD − 3.5 V IDD supply current [1] - 9 20 µA [2] - 1.3 1.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 11. Dynamic characteristics Table 15. Dynamic characteristics All timing values are referenced to VIH and VIL levels with an input voltage swing of VSS to VDD. VDD = 2.5 V to 6 V; VSS = 0 V; VLCD = VDD − 3.5 V to VDD − 9 V; Tamb = −40 °C to +85 °C; unless otherwise specified.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays SDA tBUF tLOW tf SCL tHD;STA tr tHD;DAT tHIGH tSU;DAT SDA tSU;STA tSU;STO mga728 Fig 20. I2C-bus timing waveforms PCF8579_5 Product data sheet © NXP B.V. 2009. All rights reserved. Rev.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 12. Application information Large display configurations of one PCF8578 and up to 32 PCF8579 can be recognized on the same I2C-bus by using the 4-bit hardware subaddress A[3:0] and the I2C-bus slave address SA0. Table 16. Example of addressing one PCF8578 and 32 PCF8579 Pins connected to VSS are logic 0; pins connected to VDD are logic 1.
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx NXP Semiconductors PCF8579_5 Product data sheet VDD VDD C V2 C R C (4 2 3)R 1:32 multiplex rate 32
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx VSS A2 #k PCF8579 A1 C R C R SA0 SDA SCL CLK SYNC VSS A3 V3 V4 A2 VLCD A1 VDD 40 columns su
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx VSS SA0 SDA SCL CLK SYNC VSS SA0 SDA SCL CLK SYNC VSS A3 V3 A3 V4 A2 V4 A2 VLCD A1 VLCD A1 #k
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx NXP Semiconductors PCF8579_5 Product data sheet VSS SCL VDD VLCD SDA R0 R Rext(OSC) (4 2 3)R R R R n.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 13. Package outline VSO56: plastic very small outline package; 56 leads SOT190-1 D E A X c y HE v M A Z 56 29 Q A2 A (A 3) A1 pin 1 index θ Lp L 1 detail X 28 w M bp e 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (2) e HE L Lp Q v w y Z (1) mm 3.3 0.3 0.1 3.0 2.8 0.25 0.42 0.30 0.22 0.14 21.65 21.35 11.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm SOT314-2 c y X A 48 33 49 32 ZE e E HE A A2 (A 3) A1 wM θ bp pin 1 index 64 Lp L 17 detail X 16 1 ZD e v M A wM bp D B HD v M B 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e mm 1.6 0.20 0.05 1.45 1.35 0.25 0.27 0.17 0.18 0.12 10.1 9.9 10.1 9.9 0.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays TQFP64: plastic thin quad flat package; 64 leads; body 10 x 10 x 1.0 mm SOT357-1 c y X A 48 33 49 32 ZE e E HE A (A 3) A2 A 1 wM pin 1 index θ bp 64 Lp L 17 detail X 16 1 ZD e v M A wM bp D B HD v M B 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e mm 1.2 0.15 0.05 1.05 0.95 0.25 0.27 0.17 0.18 0.12 10.1 9.9 10.1 9.9 0.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 14. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”. 14.1 Introduction to soldering Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 14.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays maximum peak temperature = MSL limit, damage level temperature minimum peak temperature = minimum soldering temperature peak temperature time 001aac844 MSL: Moisture Sensitivity Level Fig 28. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”. 15. Abbreviations Table 19.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 16. Revision history Table 20. Revision history Document ID Release date Data sheet status Change notice Supersedes PCF8579_5 20090511 Product data sheet - PCF8579_4 Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • • • • • • • Legal texts have been adapted to the new company name where appropriate.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 17. Legal information 17.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PCF8579 NXP Semiconductors LCD column driver for dot matrix graphic displays 19. Contents 1 2 3 4 5 6 7 7.1 7.2 8 8.1 8.2 8.3 8.4 8.5 8.6 8.6.1 8.6.2 8.6.3 8.6.4 8.6.5 8.6.6 8.6.7 8.7 8.7.1 8.7.2 8.8 8.9 8.9.1 9 10 11 12 13 14 14.1 14.2 14.3 14.4 15 16 17 17.1 17.2 17.3 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . .