Datasheet

Rev. 1.4 May 2009
FBDIMM
DDR2 SDRAM
31 of 42
11. The received differential signal must satisfy both this ratio as well as the absolute maximum AC peak to peak common mode specification. For example,
if V
RX-DIFF
p-p is 200 mV, the maximum AC peak-to peak common mode is the lesser of (200 mV*0.45=90 mV)and V
RX-CM-AC-p-p
.
12. One of the components that contribute to the deterioration of the return loss is the ESD structure which needs to be carefully designed.
13. The termination small signal resistance; tolerance across voltage from 100 mV to 400 mV shall not exceed +/-5 W with regard to the average of the
values measured at 100 mV and at 400 mV for that pin.
14. This number represents the lane-to-lane skew between TX and RX pins and does not include the transmitter output skew from the component of the
end-to-end channel skew in the AMB specification.
15. Measured from the reference clock edge to the center of the input eye. This specification must be met across specified voltage and temperature ranges
for a single component. Drift rate of change is significantly below the tracking capability of the receiver.
16. This bandwidth number assume the specified minimum data transition density. Maximum jitter at 0.2 MHz is 0.05 UI,
17. The specified time includes the time required to forward the El entry condition.
18. BER per differential lane.
V
RX-DIFFp-p
= 2x[V
RX-D
+-V
RX-D-
] (EQ5)
(V
RX-CM
= DC(avg) of [V
RX-D+
+ V
RX-D-
] /2) (EQ 6)
V
RX-CM-AC
=((Max[V
RX-D+
+ V
RX-D
)/2)((Min [V
RX-D+
+ V
RX-D-
)/2) (EQ 7)
R
RX-MATCH-DC
= 2x((R
RX-D+
-R
RX-D-
)/(R
RX-D+
+ R
RX-D-
) (EQ 8)