User`s manual

ManualsBrandsSamsung ManualsUniversal RemoteS3F80JB

S3F80J9

8-BIT CMOS

MICROCONTROLLERS

USER'S MANUAL

Revision 1.1

Summary of content (319 pages)

PAGE 1
S3F80J9 8-BIT CMOS MICROCONTROLLERS USER'S MANUAL Revision 1.
PAGE 2
Important Notice The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.
PAGE 3
Preface The S3F80J9 Microcontroller User's Manual is designed for application designers and programmers who are using S3F80J9 microcontroller for application development. It is organized in two main parts: Part I Programming Model Part II Hardware Descriptions Part I contains software-related information to familiarize you with the microcontroller's architecture, programming model, instruction set, and interrupt structure.
PAGE 4
Table of Contents Part I — Programming Model Chapter 1 Product Overview S3C8/S3F8-Series Microcontrollers ........................................................................................................... 1-1 S3F80J9 Microcontroller............................................................................................................................. 1-1 Features ..................................................................................................................................
PAGE 5
Table of Contents (Continued) Chapter 5 Interrupt Structure Overview ....................................................................................................................................................5-1 Interrupt Types ...................................................................................................................................5-2 Interrupt Vector Addresses................................................................................................................
PAGE 6
Table of Contents (Continued) Chapter 8 RESET Overview .................................................................................................................................................... 8-1 Reset Sources ................................................................................................................................... 8-1 Reset Mechanism ..............................................................................................................................
PAGE 7
Table of Contents (Continued) Chapter 10 Basic Timer and Timer 0 Overview ....................................................................................................................................................10-1 Basic Timer (BT) ................................................................................................................................10-1 Timer 0..............................................................................................................................
PAGE 8
Table of Contents (Continued) Chapter 14 Low Voltage Detector Overview .................................................................................................................................................... 14-1 LVD.................................................................................................................................................... 14-1 LVD Flag........................................................................................................................
PAGE 9
List of Figures Figure Number Title Page Number 1-1 1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 Block Diagram (28-PIN) ........................................................................................... 1-3 Block Diagram (32-PIN) ........................................................................................... 1-4 Pin Assignment Diagram (28-Pin SOP Package) ..................................................... 1-5 Pin Assignment Diagram (32-Pin SOP Package) ........................................
PAGE 10
List of Figures (Continued) Figure Number Title Page Number 5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8 5-9 S3C8/S3F8-Series Interrupt Types...........................................................................5-2 S3F80J9 Interrupt Structure .....................................................................................5-4 ROM Vector Address Area .......................................................................................5-5 Interrupt Function Diagram ..........................................
PAGE 11
List of Figures (Continued) Figure Number Title Page Number 13-1 13-2 13-3 13-4 13-5 13-6 13-7 13-8 13-9 13-10 S3F80J9 Program Memory Address Space ............................................................. 13-3 Smart Option ............................................................................................................ 13-4 Flash Memory Control Register (FMCON)................................................................ 13-6 Flash Memory User Programming Enable Register (FMUSR)......
PAGE 12
List of Tables Table Number Title Page Number 1-1 1-2 Pin Descriptions of 28-SOP...................................................................................... 1-7 Pin Descriptions of 32-SOP...................................................................................... 1-8 2-1 S3F80J9 Register Type Summary............................................................................ 2-5 4-1 4-2 4-3 Mapped Registers (Bank0, Set1) ...........................................................
PAGE 13
List of Tables (Continued) Table Number Title Page Number 15-1 15-2 15-3 15-4 15-5 15-6 15-7 15-8 15-9 Absolute Maximum Ratings ......................................................................................15-2 D.C. Electrical Characteristics ..................................................................................15-2 Characteristics of Low Voltage Detect Circuit ...........................................................15-4 Data Retention Supply Voltage in Stop Mode..................
PAGE 14
List of Programming Tips Description Chapter 2 Page Number Address Spaces Setting the Register Pointers...................................................................................................................... 2-11 Using the RPs to Calculate the Sum of a Series of Registers..................................................................... 2-12 Addressing the Common Working Register Area .......................................................................................
PAGE 15
List of Register Descriptions Register Identifier BTCON CACON CLKCON EMT FLAGS FMCON FMSECH FMUSR IMR IPH IPL IPR IRQ LVDCON LVDCON P0CONH P0CONL P0INT P0PND P0PUR P1CONH P1CONL P2CONH P2CONL P2INT P2PND P2PUR P3CON PP RP0 RP1 SPL STOPCON SYM T0CON T1CON Full Register Name Page Number Basic Timer Control Register.................................................................................... 4-5 Counter A Control Register ..............................................................................
PAGE 16
List of Instruction Descriptions Instruction Mnemonic ADC ADD AND BAND BCP BITC BITR BITS BOR BTJRF BTJRT BXOR CALL CCF CLR COM CP CPIJE CPIJNE DA DA DEC DECW DIV DJNZ EI ENTER EXIT IDLE INC INCW IRET JP JR LD LD LDB LDC/LDE LDC/LDE LDCD/LDED LDCI/LDEI LDCPD/LDEPD LDCPI/LDEPI LDW MULT Full Register Name Page Number Add With Carry ......................................................................................................... 6-14 Add..............................................................
PAGE 17
List of Instruction Descriptions (Continued) Instruction Mnemonic NEXT NOP OR POP POPUD POPUI PUSH PUSHUD PUSHUI RCF RET RL RLC RR RRC SB0 SB1 SBC SCF SRA SRP/SRP0/SRP1 STOP SUB SWAP TCM TM WFI XOR xxii Full Register Name Page Number Next ..........................................................................................................................6-60 No Operation ............................................................................................................6-61 Logical OR.....
PAGE 18
S3F80J9 1 PRODUCT OVERVIEW PRODUCT OVERVIEW S3C8/S3F8-SERIES MICROCONTROLLERS Samsung's S3C8/S3F8-series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various flash memory ROM sizes.
PAGE 19
PRODUCT OVERVIEW S3F80J9 FEATURES CPU • SAM8 RC CPU core Memory • Program memory: - S3F80J9: 32-Kbyte Internal Flash Memory - Sector size: 128Bytes - 10years data retention - Fast Programming Time: Sector Erase: 10ms Byte Program: 32us • Basic Timer and Timer/Counters One programmable 8-bit basic timer (BT) for oscillation stabilization control or watchdog timer (software reset) function • • One 8-bit timer/counter (Timer 0) with three operating modes: Interval mode, Capture and PWM mode.
PAGE 20
S3F80J9 PRODUCT OVERVIEW BLOCK DIAGRAM (28-PIN PACKAGE) P0.0-0.3/INT0-INT3 P0.4-P0.7(INT4) P1.0-1.3 Port0 VDD Port1 TEST nRESET LVD P2.0-2.3 IPOR(note) XIN XOUT Main OSC 8-Bit Basic Timer 8-Bit Timer0 /Counter I/O Port and Interrupt Control Port2 (INT5-8) P2.4-2.7 (INT9) SAM87RC CPU P3.0/T0PWM/ T0CAP/T1CAP/ SDAT 32/16K-byte 272-byte FLASH Memory (note1) Register File 16-Bit Timer1 /Counter Port3 P3.1/REM/ T0CK/SCLK Counter A Figure 1-1. Block Diagram (28-PIN) NOTES 1.
PAGE 21
PRODUCT OVERVIEW S3F80J9 BLOCK DIAGRAM (32-PIN PACKAGE) P0.0-0.3/INT0-INT3 P0.4-P0.7(INT4) P1.0-1.7 Port0 VDD Port1 TEST nRESET LVD P2.0-2.3 IPOR(note) XIN XOUT Main OSC 8-Bit Basic Timer 8-Bit Timer0 /Counter I/O Port and Interrupt Control Port2 (INT5-8) P2.4-2.7 (INT9) SAM87RC CPU P3.0/T0PWM/ T0CAP/T1CAP/ SDAT 32/16K-byte 272-byte FLASH Memory(note1) Register File 16-Bit Timer1 /Counter Port3 P3.1/REM/ T0CK/SCLK Counter A Figure 1-2. Block Diagram (32-PIN) NOTES 1.
PAGE 22
S3F80J9 PRODUCT OVERVIEW PIN ASSIGNMENTS (28PIN) VSS XOUT XIN TEST P2.5/INT9 P2.6/INT9 nRESET P2.7/INT9 P1.0 P1.1 P1.2 P1.3 P0.0/INT0 P0.1/INT1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 S3F80J9 (Top View) 28-SOP 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VDD P3.1/REM/T0CK/SCLK P3.0/T0PWM/T0CAP/T1CAP/SDAT P2.4/INT9 P2.3/INT8 P2.2/INT7 P2.1/INT6 P2.0/INT5 P0.7/INT4 P0.6/INT4 P0.5/INT4 P0.4/INT4 P0.3/INT3 P0.2/INT2 Figure 1-3.
PAGE 23
PRODUCT OVERVIEW S3F80J9 PIN ASSIGNMENTS (32PIN) VSS XOUT XIN TEST P2.5/INT9 P2.6/INT9 nRESET P2.7/INT9 P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 S3F80J9 (Top View) 32-SOP 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 VDD P3.1/REM/T0CK/SCLK P3.0/T0PWM/T0CAP/T1CAP/SDAT P2.4/INT9 P2.3/INT8 P2.2/INT7 P2.1/INT6 P2.0/INT5 P0.7/INT4 P0.6/INT4 P0.5/INT4 P0.4/INT4 P0.3/INT3 P0.2/INT2 P0.1/INT1 P0.0/INT0 Figure 1-4.
PAGE 24
S3F80J9 PRODUCT OVERVIEW Table 1-1. Pin Descriptions of 28-SOP Pin Names Pin Type P0.0–P0.7 I/O P1.0–P1.3 Pin Description Circuit Type 28 Pin No. Shared Functions I/O port with bit-programmable pins. Configurable to input or push-pull output mode. Pull-up resistors are assignable by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/ disable, and interrupt pending control. SED&R(note) circuit built in port0 for STOP releasing.
PAGE 25
PRODUCT OVERVIEW S3F80J9 Table 1-2. Pin Descriptions of 32-SOP Pin Names Pin Type P0.0–P0.7 I/O P1.0–P1.3 Pin Description Circuit Type 32 Pin No. Shared Functions I/O port with bit-programmable pins. Configurable to input or push-pull output mode. Pull-up resistors are assignable by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/ disable, and interrupt pending control. SED&R(note) circuit built in port0 for STOP releasing.
PAGE 26
S3F80J9 PRODUCT OVERVIEW PIN CIRCUITS VDD Pull-up Resistor Pull-up Enable VDD Data INPUT/OUTPUT Output Disable VSS External Interrupt Stop Noise Filter Stop Release Figure 1-5.
PAGE 27
PRODUCT OVERVIEW S3F80J9 PIN CIRCUITS (Continued) VDD Pull-up Resistor Pull-up Enable VDD Data INPUT/OUTPUT Open-Drain Output Disable VSS Normal Input Noise Filter Figure 1-6.
PAGE 28
S3F80J9 PRODUCT OVERVIEW Pin Circuits (Continued) VDD Pull-up Resistor Pull-up Enable P3CON.2 VDD Port 3.0 Data T0_PWM M U X Data P3.0/T0PWM/T0CAP/ (T1CAP) Open-Drain Output Disable VSS P3.0 Input P3CON.2,6,7 T0CAP/(T1CAP) M U X Noise filter Figure 1-7. Pin Circuit Type 3 (P3.
PAGE 29
PRODUCT OVERVIEW S3F80J9 PIN CIRCUITS (Continued) VDD Pull-up Resistor Pull-up Enable P3CON.5 VDD M U X Port 3.1 Data CACON.0 Carrier On/Off (P3.7) Data P3.1/REM/(T0CK) Open-Drain Output Disable VSS P3.1 Input P3CON.5,6,7 T0CK M U X Noise filter Figure 1-8. Pin Circuit Type 4 (P3.1) Circuit VDD Pull-up Resistor nRESET Figure 1-9.
PAGE 30
S3F80J9 2 ADDRESS SPACE ADDRESS SPACE OVERVIEW The S3F80J9 micro-controller has two types of address space: — Internal program memory (Flash memory) — Internal register file A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file. The S3F80J9 has a programmable internal 32/16-Kbytes Flash ROM. An external memory interface is not implemented. There are 321 mapped registers in the internal register file.
PAGE 31
ADDRESS SPACES S3F80J9 PROGRAM MEMORY S3F80J9 (See Figure 2-1) – ROM Size: Internal Programmable Flash 32K-bytes – Program Memory Address Range: 0000H–7FFFH – Executable RAM: FE80H–FFFFH Program memory (Flash memory) stores program code or table data. The first 256 bytes of the program memory (0H–0FFH) are reserved for interrupt vector addresses. Unused locations (0000H–00FFH except 03CH, 03DH, 03EH, and 03FH) in this address range can be used as normal program memory.
PAGE 32
S3F80J9 ADDRESS SPACES SMART OPTION Smart option is the program memory option for starting condition of the chip. The program memory addresses used by smart option are from 003CH to 003FH. The S3F80J9 only use 003EH and 003FH. User can write any value in the not used addresses (003CH and 003DH). The default value of smart option bits in program memory is 0FFH (Operating Frequency 1MHz-8MHz, IPOR disable, LVD enable in the stop mode, Normal reset vector, OBP sector disable).
PAGE 33
ADDRESS SPACES S3F80J9 NOTES 1. By setting ISP Reset Vector Change Selection Bit (3EH.7) to ‘0’, user can have the available ISP area. If ISP Reset Vector Change Selection Bit (3EH.7) is ‘1’, 3EH.6 and 3EH.5 are meaningless. 2. If ISP Reset Vector Change Selection Bit (3EH.7) is ‘0’, user must change ISP reset vector address from 0100H to some address which user want to set reset address (0200H, 0300H, 0500H or 0900H).
PAGE 34
S3F80J9 ADDRESS SPACES REGISTER ARCHITECTURE In the S3F80J9 implementation, the upper 64-byte area of register files is expanded two 64-byte areas, called set 1 and set 2. The upper 32-byte area of set 1 is further expanded two 32-byte register banks (bank 0 and bank 1), and the lower 32-byte area is a single 32-byte common area. In case of S3F80J9 the total number of addressable 8-bit registers is 321.
PAGE 35
ADDRESS SPACES S3F80J9 Set 1 Set 2 Bank1 FFH 64 Bytes Bank 0 System and Peripheral Control Register (Register Addressing Mode) E0H DFH D0H CFH System Register (Register Addressing Mode) 32 Bytes Page 0 E0H General Purpose Data Register 32 Bytes (Indirect Register or Indexed Addressing Modes or Stack Operations) FFH 256 Bytes Working Register (Working Register Addressing only) C0H C0H BFH Page 0 192 Bytes Prime Data Register (All Addressing Mode) 00H Figure 2-3.
PAGE 36
S3F80J9 ADDRESS SPACES REGISTER PAGE POINTER (PP) The S3C8/S3F8-series architecture supports the logical expansion of the physical 321-byte internal register files (using an 8-bit data bus) into as many as 16 separately addressable register pages. Page addressing is controlled by the register page pointer PP(DFH, Set 1, Bank0). In the S3F80J9 microcontroller, a paged register file expansion is not implemented and the register page pointer settings therefore always point to “page 0”.
PAGE 37
ADDRESS SPACES S3F80J9 REGISTER SET1 The term set 1 refers to the upper 64 bytes of the register file, locations C0H–FFH. The upper 32-byte area of this 64-byte space (E0H–FFH) is divided into two 32-byte register banks, bank 0 and bank 1. The set register bank instructions SB0 or SB1 are used to address one bank or the other. In the S3F80J9 microcontroller, bank 1 is implemented. The set register bank instructions, SB0 or SB1, are used to address one bank or the other.
PAGE 38
S3F80J9 ADDRESS SPACES PRIME REGISTER SPACE The lower 192 bytes of the 256-byte physical internal register file (00H–BFH) are called the prime register space or, more simply, the prime area. You can access registers in this address using any addressing mode. (In other words, there is no addressing mode restriction for these registers, as is the case for set 1 and set 2 registers.). The prime register area on page 0 is immediately addressable following a reset.
PAGE 39
ADDRESS SPACES S3F80J9 WORKING REGISTERS Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be seen by the programmer as consisting of 32 8-byte register groups or "slices." Each slice consists of eight 8-bit registers.
PAGE 40
S3F80J9 ADDRESS SPACES USING THE REGISTER POINTERS Register pointers RP0 and RP1, mapped to addresses D6H and D7H in set 1, are used to select two movable 8-byte working register slices in the register file. After a reset, they point to the working register common area: RP0 points to addresses C0H–C7H, and RP1 points to addresses C8H–CFH. To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction (see Figures 2-6 and 2-7).
PAGE 41
ADDRESS SPACES S3F80J9 F7H (R7) 8-Byte Slice F0H (R0) Register File Contains 32 8-Byte Slices 1 1 1 1 0 X X X 16-byte non-contiguous working register block RP0 07H (R15) 0 0 0 0 0 X X X 8-Byte Slice 00H (R0) RP1 Figure 2-8. Non-Contiguous 16-Byte Working Register Block ) PROGRAMMING TIP — Using the RPs to Calculate the Sum of a Series of Registers Calculate the sum of registers 80H–85H using the register pointer.
PAGE 42
S3F80J9 ADDRESS SPACES REGISTER ADDRESSING The S3C8/S3F8-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time. With Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, you can access all locations in the register file except for set 2.
PAGE 43
ADDRESS SPACES S3F80J9 Special-Purpose Registers Bank 1 General-Purpose Registers Bank 0 FFH FFH Control Registers E0H Set 2 System Registers D0H CFH C0H BFH C0H RP1 Register Pointers RP0 Each register pointer (RP) can independently point to one of the 24 8-byte "slices" of the register file (other than set 2). After a reset, RP0 points to locations C0H-C7H and RP1 to locations C8H-CFH (that is, to the common working register area).
PAGE 44
S3F80J9 ADDRESS SPACES COMMON WORKING REGISTER AREA (C0H–CFH) After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in set 1, locations C0H–CFH, as the active 16-byte working register block: RP0 → C0H–C7H RP1 → C8H–CFH This 16-byte address range is called common area. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file.
PAGE 45
ADDRESS SPACES S3F80J9 ) PROGRAMMING TIP — Addressing the Common Working Register Area As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.
PAGE 46
S3F80J9 ADDRESS SPACES RP0 RP1 Selects RP0 or RP1 Address OPCODE 4-bit address procides three low-order bits Register pointer provides five high-order bits Together they create an 8-bit register address Figure 2-12. 4-Bit Working Register Addressing RP1 RP0 0 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 Selects RP0 0 1 1 1 0 1 1 0 Register address (76H) R6 OPCODE 0 1 1 0 1 1 1 0 Instruction: 'INC R6' Figure 2-13.
PAGE 47
ADDRESS SPACES S3F80J9 8-BIT WORKING REGISTER ADDRESSING You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value 1100B. This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.
PAGE 48
S3F80J9 ADDRESS SPACES RP1 RP0 0 1 1 1 0 0 0 0 1 0 1 0 1 0 0 0 Selects RP1 R11 1 1 0 0 1 0 1 1 8-bit address from instruction 'LD R11, R2' Specifies working register addressing Register address (0ABH) 1 0 1 0 1 0 1 1 Figure 2-15.
PAGE 49
ADDRESS SPACES S3F80J9 SYSTEM AND USER STACKS S3C8/S3F8-series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3F80J9 architecture supports stack operations in the internal register file. Stack Operations Return addresses for procedure calls, interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction.
PAGE 50
S3F80J9 ADDRESS SPACES ) PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions: LD SPL,#0FFH ; SPL ← FFH ; (Normally, the SPL is set to 0FFH by the initialization ; routine) PP RP0 RP1 R3 ; ; ; ; Stack address 0FEH ← Stack address 0FDH ← Stack address 0FCH ← Stack address 0FBH ← R3 RP1 RP0 PP ; ; ; ; R3 ← Stack address 0FBH RP1 ← Stack address 0FCH RP0 ← Stack addr
PAGE 51
S3F80J9 3 ADDRESSING MODES ADDRESSING MODES OVERVIEW The program counter is used to fetch instructions that are stored in program memory for execution. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.
PAGE 52
ADDRESSING MODES S3F80J9 REGISTER ADDRESSING MODE (R) In Register addressing mode, the operand is the content of a specified register or register pair (see Figure 3-1). Working register addressing differs from Register addressing because it uses a register pointer to specify an 8byte working register space in the register file and an 8-bit register within that space (see Figure 3-2).
PAGE 53
S3F80J9 ADDRESSING MODES INDIRECT REGISTER ADDRESSING MODE (IR) In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space, if implemented (see Figures 3-3 through 3-6). You can use any 8-bit register to indirectly address another register.
PAGE 54
ADDRESSING MODES S3F80J9 INDIRECT REGISTER ADDRESSING MODE (Continued) Register File Program Memory Example Instruction References Program Memory dst OPCODE Register Pair Points to Register Pair Program Memory Sample Instructions: CALL JP @RR2 @RR2 Value used in instruction OPERAND Figure 3-4.
PAGE 55
S3F80J9 ADDRESSING MODES INDIRECT REGISTER ADDRESSING MODE (Continued) Register File MSB Points to RP0 or RP1 ~ Program Memory 4-bit Working Register Address dst src OPCODE RP0 or RP1 ~ 3 LSBs Point to the Woking Register (1 of 8) ADDRESS ~ Sample Instruction: OR R3, @R6 Value used in instruction Selected RP points to start of woking register block ~ OPERAND Figure 3-5.
PAGE 56
ADDRESSING MODES S3F80J9 INDIRECT REGISTER ADDRESSING MODE (Continued) Register File MSB Points to RP0 or RP1 RP0 or RP1 Selected RP points to start of working register block Program Memory 4-bit Working Register Address dst Example Instruction References either Program Memory or Data Memory src OPCODE Next 2-bit Point to Working Register Pair (1 of 4) LSB Selects Value used in Instruction Register Pair Program Memory or Data Memory 16-Bit address points to program memory or data memory OPERAND
PAGE 57
S3F80J9 ADDRESSING MODES INDEXED ADDRESSING MODE (X) Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3–7). You can use Indexed addressing mode to access locations in the internal register file or in external memory (if implemented). You cannot, however, access locations C0H–FFH in set 1 using indexed addressing.
PAGE 58
ADDRESSING MODES S3F80J9 INDEXED ADDRESSING MODE (Continued) Register File MSB Points to RP0 or RP1 RP0 or RP1 ~ ~ Program Memory 4-bit Working Register Address OFFSET x dst/src OPCODE Selected RP points to start of working register block NEXT 2 BITS Point to Working Register Pair (1 of 4) LSB Selects + 8-Bit Register Pair Program Memory or Data Memory 16-Bit address added to offset 16-Bit 16-Bit OPERAND Value used in Instruction Sample Instructions: LDC R4, #04H[RR2] ; The values in t
PAGE 59
S3F80J9 ADDRESSING MODES INDEXED ADDRESSING MODE (Continued) Register File MSB Points to RP0 or RP1 Program Memory RP0 or RP1 ~ ~ OFFSET OFFSET x dst/src 4-bit Working Register Address OPCODE Selected RP points to start of working register block NEXT 2 BITS Point to Working Register Pair LSB Selects + 16-Bit Register Pair Program Memory or Data Memory 16-Bit address added to offset 16-Bit 16-Bit OPERAND Value used in Instruction Sample Instructions: LDC R4, #1000H[RR2] LDE R4,#1000H
PAGE 60
ADDRESSING MODES S3F80J9 DIRECT ADDRESS MODE (DA) In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.
PAGE 61
S3F80J9 ADDRESSING MODES DIRECT ADDRESS MODE (Continued) Program Memory Next OPCODE Program Memory Address Used Lower Address Byte Upper Address Byte OPCODE Sample Instructions: JP CALL C,JOB1 DISPLAY ; ; Where JOB1 is a 16-bit immediate address Where DISPLAY is a 16-bit immediate address Figure 3-11.
PAGE 62
ADDRESSING MODES S3F80J9 INDIRECT ADDRESS MODE (IA) In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.
PAGE 63
S3F80J9 ADDRESSING MODES RELATIVE ADDRESS MODE (RA) In Relative Address (RA) mode, a two's-complement signed displacement between – 128 and + 127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.
PAGE 64
ADDRESSING MODES S3F80J9 IMMEDIATE MODE (IM) In Immediate (IM) mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers. Program Memory OPERAND OPCODE (The operand value is in the instruction) Sample Instruction: LD R0,#0AAH Figure 3-14.
PAGE 65
S3F80J9 4 CONTROL REGISTERS CONTROL REGISTERS OVERVIEW In this section, detailed descriptions of the S3F80J9 control registers are presented in an easy-to-read format. You can use this section as a quick-reference source when writing application programs. Figure 4-1 illustrates the important features of the standard register description format. Control register descriptions are arranged in alphabetical order (A~Z) according to the register mnemonic.
PAGE 66
CONTROL REGISTERS S3F80J9 Table 4-1. Mapped Registers (Bank0, Set1) Register Name Mnemonic Decimal Hex R/W Timer 0 Counter T0CNT 208 D0H R (NOTE) Timer 0 Data Register T0DATA 209 D1H R/W Timer 0 Control Register T0CON 210 D2H R/W Basic Timer Control Register BTCON 211 D3H R/W Clock Control Register CLKCON 212 D4H R/W System Flags Register FLAGS 213 D5H R/W Register Pointer 0 RP0 214 D6H R/W Register Pointer 1 RP1 215 D7H R/W Location D8H is not mapped.
PAGE 67
S3F80J9 CONTROL REGISTERS Table4-1.
PAGE 68
CONTROL REGISTERS S3F80J9 Bit number(s) that is/are appended to the register name for bit addressing Register mnemonic Full register name Name of individual bit or bit function D5H FLAGS - System Flags Register Bit Identifier Reset Value Read/Write .7 Set1 Bank0 .7 .6 .5 .4 .3 .2 .1 .0 x R/W x R/W x R/W x R/W x R/W x R/W 0 R/W 0 R/W Carry Flag Bit (C) .
PAGE 69
S3F80J9 CONTROL REGISTERS BTCON — Basic Timer Control Register Bit Identifier .7 .6 .5 D3H .4 .3 .2 Set 1 .1 Bank0 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7– .4 Watchdog Timer Function Enable Bits (for System Reset) 1 .3 and .2 .1 .
PAGE 70
CONTROL REGISTERS S3F80J9 CACON — Counter A Control Register Bit Identifier .7 .6 .5 F3H .4 .3 .2 Set 1 Bank 0 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 Counter A Input Clock Selection Bits .5 and .4 .3 .2 .1 .
PAGE 71
S3F80J9 CONTROL REGISTERS CLKCON — System Clock Control Register Bit Identifier .7 .6 .5 D4H .4 .3 .2 Set 1 Bank0 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7– .5 Not used for S3F80J9 .4 and .3 CPU Clock (System Clock) Selection Bits (1) .2– .0 0 0 fOSC/16 0 1 fOSC/8 1 0 fOSC/2 1 1 fOSC (non-divided) Subsystem Clock Selection Bits (2) 1 0 1 Other value Not used for S3F80J9.
PAGE 72
CONTROL REGISTERS S3F80J9 EMT — External Memory Timing Register (NOTE) Bit Identifier .7 .6 .5 FEH .4 .3 .2 Set 1 Bank 0 .1 .0 Reset Value 0 1 1 1 1 1 0 – Read/Write R/W R/W R/W R/W R/W R/W R/W – Addressing Mode Register addressing mode only .7 External WAIT Input Function Enable Bit .6 .5 and .4 .3 and .2 .1 .
PAGE 73
S3F80J9 CONTROL REGISTERS FLAGS — System Flags Register Bit Identifier .7 .6 D5H .5 .4 .3 Set 1 .2 .1 Bank0 .0 Reset Value x x x x x x 0 0 Read/Write R/W R/W R/W R/W R/W R/W R R/W Addressing Mode Register addressing mode only .7 Carry Flag Bit (C) .6 .5 .4 .3 .2 .1 .
PAGE 74
CONTROL REGISTERS S3F80J9 FMCON — Flash Memory Control Register Bit Identifier .7 .6 EFH .5 Set 1 Bank 1 .0 .4 .3 .2 .1 Reset Value 0 0 0 0 – – – 0 Read/Write R/W R/W R/W R/W – – – R/W Addressing Mode Register addressing mode only .7– .4 Flash Memory Mode Selection Bits 0101 Programming mode 1010 Erase mode 0110 Hard Lock mode (NOTE) Others Not used for S3F80J9 .3– .1 Not used for S3F80J9 .
PAGE 75
S3F80J9 CONTROL REGISTERS FMSECH — Flash Memory Sector Address Register(High Byte) ECH Bit Identifier .7 .6 .5 .4 .3 .2 Set 1 Bank 1 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7– .0 Flash Memory Sector Address (High Byte) Note : The high-byte flash memory sector address pointer value is the higher eight bits of the 16-bit pointer address.
PAGE 76
CONTROL REGISTERS S3F80J9 IMR — Interrupt Mask Register Bit Identifier .7 DDH .6 .5 .4 .3 .2 Set 1 .1 Bank0 .0 Reset Value x x x x x x x x Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P0.7–P0.4 .6 .5 .4 0 Disable (mask) 1 Enable (un-mask) Interrupt Level 6 (IRQ6) Enable Bit; External Interrupts P0.3–P0.
PAGE 77
S3F80J9 CONTROL REGISTERS IPH — Instruction Pointer (High Byte) DAH Set 1 Bank0 Bit Identifier .7 .6 .5 .4 .3 .2 .1 .0 Reset Value x x x x x x x x Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7– .1 Instruction Pointer Address (High Byte) The high-byte instruction pointer value is the upper eight bits of the 16-bit instruction pointer address (IP15–IP8). The lower byte of the IP address is located in the IPL register (DBH).
PAGE 78
CONTROL REGISTERS S3F80J9 IPR — Interrupt Priority Register Bit Identifier .7 FFH .6 .5 .4 .3 .2 Set 1 Bank 0 .1 .0 Reset Value x x x x x x x x Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7, .4, and .1 Priority Control Bits for Interrupt Groups A, B, and C .6 .5 .3 .2 .
PAGE 79
S3F80J9 CONTROL REGISTERS IRQ — Interrupt Request Register Bit Identifier .7 .6 DCH .5 .4 .3 .2 Set 1 .1 Bank0 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R R R R R R R R Addressing Mode Register addressing mode only .7 Level 7 (IRQ7) Request Pending Bit; External Interrupts P0.7–P0.4 .6 .5 .4 0 Not pending 1 Pending Level 6 (IRQ6) Request Pending Bit; External Interrupts P0.3–P0.0 0 Not pending 1 Pending Level 5 (IRQ5) Request Pending Bit; External Interrupts P2.
PAGE 80
CONTROL REGISTERS LVDCON — LVD S3F80J9 Control Register E0H Set 1 Bank1 Bit Identifier .7 .6 .5 .4 .3 .2 .1 Reset Value – – – – – – – 0 Read/Write – – – – – – – R/W Addressing Mode Register addressing mode only .7– .1 Not used for S3F80J9. .0 2.3Volt Indicator Flag 0 VDD ≥ LVD_FLAG Level (2.3V) 1 VDD < LVD_FLAG Level (2.3V) NOTE: When LVD detects LVD_FLAGH level(2.3V), VDCON.0 flag it is set automatically. When VDD is upper 2.3V, LVDCON.
PAGE 81
S3F80J9 CONTROL REGISTERS P0CONH — Port 0 Control Register (High Byte) Bit Identifier .7 .6 .5 .4 E8H .3 .2 Set 1 Bank 0 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 P0.7/INT4 Mode Selection Bits 0 .5 and .4 .3 and .
PAGE 82
CONTROL REGISTERS S3F80J9 P0CONL — Port 0 Control Register(Low Byte) Bit Identifier .7 .6 .5 E9H Set 1 Bank 0 .4 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 P0.3/INT3 Mode Selection Bits 0 .5 and .4 .3 and .
PAGE 83
S3F80J9 CONTROL REGISTERS P0INT — Port 0 External Interrupt Enable Register Bit Identifier .7 .6 .5 .4 F1H Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 P0.7 External Interrupt (INT4) Enable Bit .6 .5 .4 .3 .2 .1 .0 0 Disable interrupt 1 Enable interrupt P0.6 External Interrupt (INT4) Enable Bit 0 Disable interrupt 1 Enable interrupt P0.
PAGE 84
CONTROL REGISTERS S3F80J9 P0PND — Port 0 External Interrupt Pending Register Bit Identifier .7 .6 .5 .4 F2H Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 P0.7 External Interrupt (INT4) Pending Flag Bit (see Note) .6 .5 .4 .3 .2 .1 .0 0 No P0.7 external interrupt pending (when read) 1 P0.7 external interrupt is pending (when read) P0.
PAGE 85
S3F80J9 CONTROL REGISTERS P0PUR — Port 0 Pull-up Resistor Enable Register Bit Identifier .7 .6 .5 .4 E7H Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 P0.7 Pull-up Resistor Enable Bit .6 .5 .4 .3 .2 .1 .0 0 Disable pull-up resistor 1 Enable pull-up resistor P0.6 Pull-up Resistor Enable Bit 0 Disable pull-up resistor 1 Enable pull-up resistor P0.
PAGE 86
CONTROL REGISTERS S3F80J9 P1CONH — Port 1 Control Register (High Byte) Bit Identifier .7 .6 .5 .4 EAH Set 1 Bank 0 .3 .2 .1 .0 Reset Value 1 1 1 1 1 1 1 1 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 P1.7 Mode Selection Bits .5 and .4 .3 and .2 .1 and .0 0 0 C-MOS input mode 0 1 Open-drain output mode 1 0 Push-pull output mode 1 1 C-MOS input with pull up mode P1.
PAGE 87
S3F80J9 CONTROL REGISTERS P1CONL — Port 1 Control Register(Low Byte) Bit Identifier .7 .6 .5 EBH Set 1 Bank 0 .4 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 P1.3 Mode Selection Bits .5 and .4 .3 and .2 .1 and .0 0 0 C-MOS input mode 0 1 Open-drain output mode 1 0 Push-pull output mode 1 1 C-MOS input with pull up mode P1.
PAGE 88
CONTROL REGISTERS S3F80J9 P2CONH — Port 2 Control Register(High Byte) Bit Identifier .7 .6 .5 .4 ECH Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 P2.7/INT9 Mode Selection Bits .5 and .4 .3 and .2 .1 and .
PAGE 89
S3F80J9 CONTROL REGISTERS P2CONL — Port 2 Control Register(Low Byte) Bit Identifier .7 .6 .5 .4 EDH Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 P2.3/INT8 Mode Selection Bits .5 and .4 .3 and .2 .1 and .
PAGE 90
CONTROL REGISTERS S3F80J9 P2INT — Port 2 External Interrupt Enable Register Bit Identifier .7 .6 .5 .4 E5H Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 P2.7 External Interrupt (INT9) Enable Bit .6 5. .4 .3 .2 .1 .0 4-26 0 Disable interrupt 1 Enable interrupt P2.6 External Interrupt (INT9) Enable Bit 0 Disable interrupt 1 Enable interrupt P2.
PAGE 91
S3F80J9 CONTROL REGISTERS P2PND — Port 2 External Interrupt Pending Register Bit Identifier .7 .6 .5 .4 E6H Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 P2.7 External Interrupt (INT9) Pending Flag Bit (see Note) .6 .5 .4 .3 .2 .1 .0 0 No P2.7 external interrupt pending (when read) 1 P2.7 external interrupt is pending (when read) P2.
PAGE 92
CONTROL REGISTERS S3F80J9 P2PUR — Port 2 Pull-up Resistor Enable Register Bit Identifier .7 .6 .5 .4 EEH Set 1 Bank 0 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 P2.7 Pull-up Resistor Enable Bit .6 .5 .4 .3 .2 .1 .0 4-28 0 Disable pull-up resistor 1 Enable pull-up resistor P2.6 Pull-up Resistor Enable Bit 0 Disable pull-up resistor 1 Enable pull-up resistor P2.
PAGE 93
S3F80J9 CONTROL REGISTERS P3CON — Port 3 Control Register Bit Identifier .7 .6 EFH Set 1 Bank 0 .5 .4 .3 .2 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 Package Selection and Alternative Function Select Bits 0 0 Other .5 .4 and .3 .2 .1 and .0 (28/32) pin package P3.0: T0PWM/T0CAP/T1CAP, P3.1: REM/T0CK Not used for S3F80J9 P3.
PAGE 94
CONTROL REGISTERS S3F80J9 Table 4-3. Each Function Description and Pin Assignment of P3CON in 28/32 Pin Package P3CON Each Function Description and Assignment to P3.0–P3.1 B5 B4 B3 B2 B1 B0 P3.0 P3.
PAGE 95
S3F80J9 CONTROL REGISTERS PP — Register Page Pointer Bit Identifier DFH .7 .6 .5 .4 .3 .2 Set 1 .1 Bank0 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7– .4 Destination Register Page Selection Bits 0 .3– .
PAGE 96
CONTROL REGISTERS S3F80J9 RP0 — Register Pointer 0 Bit Identifier .7 D6H .6 .5 .4 Set 1 Bank0 .3 .2 .1 .0 Reset Value 1 1 0 0 0 – – – Read/Write R/W R/W R/W R/W R/W – – – Addressing Mode Register addressing mode only .7– .3 Register Pointer 0 Address Value Register pointer 0 can independently point to one of the 248-byte working register areas in the register file.
PAGE 97
S3F80J9 CONTROL REGISTERS SPL— Stack Pointer (Low Byte) Bit Identifier .7 D9H .6 .5 .4 .3 .2 Set 1 Bank0 .1 .0 Reset Value x x x x x x x x Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only. .7– .0 Stack Pointer Address (Low Byte) The SP value is undefined following a reset. STOPCON — Stop Control Register FBH Set 1 Bank 0 Bit Identifier .7 .6 .5 .4 .3 .2 .1 .
PAGE 98
CONTROL REGISTERS S3F80J9 SYM — System Mode Register Bit Identifier DEH .4 .6 .5 Reset Value 0 – – x x x 0 0 Read/Write R/W – – R/W R/W R/W R/W R/W Register addressing mode only .7 Tri-State External Interface Control Bit (1) 1 Set external interface lines to high impedance (enable tri-state operation) .4– .2 Fast Interrupt Level Selection Bits (3) 0 0 0 IRQ0 0 0 1 IRQ1 0 1 0 IRQ2 0 1 1 Not used for S3F80J9.
PAGE 99
S3F80J9 CONTROL REGISTERS T0CON — Timer 0 Control Register Bit Identifier .7 .6 D2H .5 .4 .3 .2 Set 1 .1 Bank0 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7– .6 Timer 0 Input Clock Selection Bits .5 and .4 .3 .2 .1 .0 0 0 fOSC/4096 0 1 fOSC/256 1 0 fOSC/8 1 1 External clock input (at the T0CK pin, P3.
PAGE 100
CONTROL REGISTERS S3F80J9 T1CON — Timer 1 Control Register Bit Identifier .7 .6 FAH .5 .4 .3 .2 Set 1 Bank 0 .1 .0 Reset Value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Addressing Mode Register addressing mode only .7 and .6 Timer 1 Input Clock Selection Bits .5 and .4 .3 .2 .1 .
PAGE 101
S3F80J9 5 INTERRUPT STRUCTURE INTERRUPT STRUCTURE OVERVIEW The S3C8/S3F8-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8RC CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.
PAGE 102
INTERRUPT STRUCTURE S3F80J9 INTERRUPT TYPES The three components of the S3C8/S3F8-series interrupt structure described above — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3.
PAGE 103
S3F80J9 INTERRUPT STRUCTURE The S3F80J9 micro-controller supports twenty-two interrupt sources. Fourteen of the interrupt sources have a corresponding interrupt vector address; the remaining eight interrupt sources share by two vectors address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure as shown in Figure 5-2.
PAGE 104
INTERRUPT STRUCTURE Levels(8) RESET S3F80J9 Vectors(16) Sources(22) 100H 1 FCH IRQ0 0 FAH F6H IRQ1 F4H IRQ2 ECH 0 1 3 2 D4H D2H D0H IRQ5 H/W Timer 0 match/capture S/W Timer 0 overflow H/W Timer 1 match/capture S/W Timer 1 overflow H/W Counter A H/W P2.3 external interrupt S/W 1 P2.2 external interrupt S/W 0 P2.1 external interrupt S/W P2.0 external interrupt S/W P2.7 external interrupt S/W P2.6 external interrupt S/W P2.5 external interrupt S/W P2.
PAGE 105
S3F80J9 INTERRUPT STRUCTURE INTERRUPT VECTOR ADDRESSES All interrupt vector addresses for the S3F80J9 interrupt structure are stored in the vector address area of the internal program memory ROM, 00H–FFH (See Figure 5-3). You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses (Table 5-1 lists all vector addresses). The program reset address in the ROM is 0100H.
PAGE 106
INTERRUPT STRUCTURE S3F80J9 Table 5-1. S3F80J9 Interrupt Vectors Vector Address Interrupt Source Decimal Value Hex Value 256 100H Basic timer overflow/POR 252 FCH Timer 0 match/capture 250 FAH Timer 0 overflow 246 F6H Timer 1 match/capture 244 F4H Timer 1 overflow 236 ECH Counter A 232 E8H P0.7 external interrupt 232 E8H 232 Request Reset/Clear Interrupt Level Priority in Level H/W RESET – √ IRQ0 1 0 IRQ1 S/W √ √ √ 1 0 √ IRQ2 – √ IRQ7 – √ P0.
PAGE 107
S3F80J9 INTERRUPT STRUCTURE ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI) Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur, and according to the established priorities. NOTE The system initialization routine that is executed following a reset must always contain an EI instruction to globally enable the interrupt structure.
PAGE 108
INTERRUPT STRUCTURE S3F80J9 INTERRUPT PROCESSING CONTROL POINTS Interrupt processing can therefore be controlled in two ways: globally or by a specific interrupt level and source. The system-level control points in the interrupt structure are, therefore: — Global interrupt enable and disable (by EI and DI instructions or by a direct manipulation of SYM.
PAGE 109
S3F80J9 INTERRUPT STRUCTURE PERIPHERAL INTERRUPT CONTROL REGISTERS For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by that peripheral (See Table 5-3). Table 5-3.
PAGE 110
INTERRUPT STRUCTURE S3F80J9 SYSTEM MODE REGISTER (SYM) The system mode register, SYM (DEH, Set 1, Bank0), is used to globally enable and disable interrupt processing and to control fast interrupt processing (See Figure 5-5). A reset clears SYM.7, SYM.1, and SYM.0 to "0". The 3-bit value, SYM.4–SYM.2, is for fast interrupt level selection and have undetermined values after reset. SYM.6 and SYM5 is not used.
PAGE 111
S3F80J9 INTERRUPT STRUCTURE INTERRUPT MASK REGISTER (IMR) The interrupt mask register, IMR (DDH, Set 1, Bank0) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine. Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on.
PAGE 112
INTERRUPT STRUCTURE S3F80J9 INTERRUPT PRIORITY REGISTER (IPR) The interrupt priority register, IPR (FFH, Set 1, Bank 0), is used to set the relative priorities of the interrupt levels used in the microcontroller’s interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine. When more than one interrupt source is active, the source with the highest priority level is serviced first.
PAGE 113
S3F80J9 INTERRUPT STRUCTURE Interrupt Priority Register (IPR) FEH, Set 1, Bank 0 , R/W MSB .7 .6 .5 .4 .3 .2 .1 .0 Group Priority: Group A 0 = IRQ0 > IRQ1 1 = IRQ0 < IRQ1 D7 D4 D1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 LSB = Undefined =B>C>A =A>B>C =B>A>C =C>A>B =C>B>A =A>C>B = Undefined Group B 0 = IRQ2 > IRQ4 1 = IRQ2 < IRQ4 Subgroup B (see note) 0 = IRQ4 1 = IRQ4 Group C 0 = IRQ5 > (IRQ6, IRQ7) 1 = (IRQ6, IRQ7) > IRQ5 Subgroup C 0 = IRQ6 > IRQ7 1 = IRQ7 > IRQ6 Figure 5-8.
PAGE 114
INTERRUPT STRUCTURE S3F80J9 INTERRUPT REQUEST REGISTER (IRQ) You can poll bit values in the interrupt request register, IRQ (DCH, Set 1, Bank0), to monitor interrupt request status for all levels in the microcontroller’s interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level; a "1" indicates that an interrupt request has been generated for that level.
PAGE 115
S3F80J9 INTERRUPT STRUCTURE INTERRUPT PENDING FUNCTION TYPES Overview There are two types of interrupt pending bits: One type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other type must be cleared by the interrupt service routine. Pending Bits Cleared Automatically by Hardware For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs.
PAGE 116
INTERRUPT STRUCTURE S3F80J9 INTERRUPT SOURCE POLLING SEQUENCE The interrupt request polling and servicing sequence is as follows: 1. A source generates an interrupt request by setting the interrupt request bit to "1". 2. The CPU polling procedure identifies a pending condition for that source. 3. The CPU checks the source's interrupt level. 4. The CPU generates an interrupt acknowledge signal. 5. Interrupt logic determines the interrupt's vector address. 6.
PAGE 117
S3F80J9 INTERRUPT STRUCTURE GENERATING INTERRUPT VECTOR ADDRESSES The interrupt vector area in the ROM (except smart option ROM Cell- 003CH, 003DH, 003EH and 003FH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence: 1. Push the program counter's low-byte value to the stack. 2. Push the program counter's high-byte value to the stack. 3. Push the FLAG register values to the stack. 4.
PAGE 118
INTERRUPT STRUCTURE S3F80J9 FAST INTERRUPT PROCESSING (Continued) Two other system registers support fast interrupt processing: — The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and — When a fast interrupt occurs, the contents of the FLAGS register is stored in an unmapped, dedicated register called FLAGS' (“FLAGS prime”).
PAGE 119
S3F80J9 6 INSTRUCTION SET INSTRUCTION SET OVERVIEW The SAM8 instruction set is specifically designed to support the large register files that are typical of most SAM8 microcontrollers. There are 78 instructions.
PAGE 120
INSTRUCTION SET S3F80J9 Table 6-1.
PAGE 121
S3F80J9 INSTRUCTION SET Table 6-1.
PAGE 122
INSTRUCTION SET S3F80J9 Table 6-1.
PAGE 123
S3F80J9 INSTRUCTION SET Table 6-1.
PAGE 124
INSTRUCTION SET S3F80J9 FLAGS REGISTER (FLAGS) The flags register FLAGS contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.7–FLAGS.4, can be tested and used with conditional jump instructions; two others FLAGS.3 and FLAGS.2 are used for BCD arithmetic. The FLAGS register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether bank 0 or bank 1 is currently being addressed.
PAGE 125
S3F80J9 INSTRUCTION SET FLAG DESCRIPTIONS C Carry Flag (FLAGS.7) The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag. Z Zero Flag (FLAGS.6) For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero.
PAGE 126
INSTRUCTION SET S3F80J9 INSTRUCTION SET NOTATION Table 6-2. Flag Notation Conventions Flag C Description Carry flag Z Zero flag S Sign flag V Overflow flag D Decimal-adjust flag H Half-carry flag 0 Cleared to logic zero 1 Set to logic one * Set or cleared according to operation – Value is unaffected x Value is undefined Table 6-3.
PAGE 127
S3F80J9 INSTRUCTION SET Table 6-4. Instruction Notation Conventions Notation cc Description Actual Operand Range Condition code See list of condition codes in Table 6-6. r Working register only Rn (n = 0–15) rb Bit (b) of working register Rn.b (n = 0–15, b = 0–7) r0 Bit 0 (LSB) of working register Rn (n = 0–15) rr Working register pair RRp (p = 0, 2, 4, ..., 14) R Register or working register reg or Rn (reg = 0–255, n = 0–15) Rb Bit 'b' of register or working register reg.
PAGE 128
INSTRUCTION SET S3F80J9 Table 6-5. Opcode Quick Reference OPCODE MAP LOWER NIBBLE (HEX) – 0 1 2 3 4 5 6 7 U 0 DEC R1 DEC IR1 ADD r1,r2 ADD r1,Ir2 ADD R2,R1 ADD IR2,R1 ADD R1,IM BOR r0–Rb P 1 RLC R1 RLC IR1 ADC r1,r2 ADC r1,Ir2 ADC R2,R1 ADC IR2,R1 ADC R1,IM BCP r1.b, R2 P 2 INC R1 INC IR1 SUB r1,r2 SUB r1,Ir2 SUB R2,R1 SUB IR2,R1 SUB R1,IM BXOR r0–Rb E 3 JP IRR1 SRP/0/1 IM SBC r1,r2 SBC r1,Ir2 SBC R2,R1 SBC IR2,R1 SBC R1,IM BTJR r2.
PAGE 129
S3F80J9 INSTRUCTION SET Table 6-5.
PAGE 130
INSTRUCTION SET S3F80J9 CONDITION CODES The op-code of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6. The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.
PAGE 131
S3F80J9 INSTRUCTION SET INSTRUCTION DESCRIPTIONS This section contains detailed information and programming examples for each instruction in the SAM8 instruction set. Information is arranged in a consistent format for improved readability and for fast referencing.
PAGE 132
INSTRUCTION SET S3F80J9 ADC — Add with carry ADC dst,src Operation: dst ← dst + src + c The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two'scomplement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.
PAGE 133
S3F80J9 ADD INSTRUCTION SET — Add ADD dst,src Operation: dst ← dst + src The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed. Flags: C: Z: S: V: Set if there is a carry from the most significant bit of the result; cleared otherwise. Set if the result is "0"; cleared otherwise. Set if the result is negative; cleared otherwise.
PAGE 134
INSTRUCTION SET AND S3F80J9 — Logical AND AND dst,src Operation: dst ← dst AND src The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise.
PAGE 135
S3F80J9 BAND INSTRUCTION SET — Bit AND BAND dst,src.b BAND dst.b,src Operation: dst(0) ← dst(0) AND src(b) or dst(b) ← dst(b) AND src(0) The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise.
PAGE 136
INSTRUCTION SET S3F80J9 BCP — Bit Compare BCP dst,src.b Operation: dst(0) – src(b) The specified bit of the source is compared to (subtracted from) bit zero (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison. Flags: C: Z: S: V: D: H: Unaffected. Set if the two bits are the same; cleared otherwise. Cleared to "0". Undefined. Unaffected. Unaffected.
PAGE 137
S3F80J9 BITC INSTRUCTION SET — Bit Complement BITC dst.b Operation: dst(b) ← NOT dst(b) This instruction complements the specified bit within the destination without affecting any other bits in the destination. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise. Cleared to "0". Undefined. Unaffected. Unaffected.
PAGE 138
INSTRUCTION SET S3F80J9 BITR — Bit Reset BITR dst.b Operation: dst(b) ← 0 The BITR instruction clears the specified bit within the destination without affecting any other bits in the destination. Flags: No flags are affected. Format: opc dst | b | 0 Bytes Cycles Opcode (Hex) Addr Mode dst 2 4 77 rb NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.
PAGE 139
S3F80J9 INSTRUCTION SET BITS — Bit Set BITS dst.b Operation: dst(b) ← 1 The BITS instruction sets the specified bit within the destination without affecting any other bits in the destination. Flags: No flags are affected. Format: opc dst | b | 1 Bytes Cycles Opcode (Hex) Addr Mode dst 2 4 77 rb NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.
PAGE 140
INSTRUCTION SET S3F80J9 BOR — Bit OR BOR dst,src.b BOR dst.b,src Operation: dst(0) ← dst(0) OR src(b) or dst(b) ← dst(b) OR src(0) The specified bit of the source (or the destination) is logically ORed with bit zero (LSB) of the destination (or the source). The resulting bit value is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise.
PAGE 141
S3F80J9 BTJRF INSTRUCTION SET — Bit Test, Jump Relative on False BTJRF dst,src.b Operation: If src(b) is a "0", then PC ← PC + dst The specified bit within the source operand is tested. If it is a "0", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRF instruction is executed. Flags: No flags are affected.
PAGE 142
INSTRUCTION SET S3F80J9 BTJRT — Bit Test, Jump Relative on True BTJRT dst,src.b Operation: If src(b) is a "1", then PC ← PC + dst The specified bit within the source operand is tested. If it is a "1", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRT instruction is executed. Flags: No flags are affected.
PAGE 143
S3F80J9 INSTRUCTION SET BXOR — Bit XOR BXOR dst,src.b BXOR dst.b,src Operation: dst(0) ← dst(0) XOR src(b) or dst(b) ← dst(b) XOR src(0) The specified bit of the source (or the destination) is logically exclusive-ORed with bit zero (LSB) of the destination (or source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise.
PAGE 144
INSTRUCTION SET S3F80J9 CALL — Call Procedure CALL dst Operation: SP @SP SP @SP PC ← ← ← ← ← SP – 1 PCL SP –1 PCH dst The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure.
PAGE 145
S3F80J9 INSTRUCTION SET CCF — Complement Carry Flag CCF Operation: C ← NOT C The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero; if C = "0", the value of the carry flag is changed to logic one. Flags: C: Complemented. No other flags are affected.
PAGE 146
INSTRUCTION SET S3F80J9 CLR — Clear CLR dst Operation: dst ← "0" The destination location is cleared to "0". Flags: No flags are affected. Format: opc Examples: dst Bytes Cycles Opcode (Hex) Addr Mode dst 2 4 B0 R 4 B1 IR Given: Register 00H = 4FH, register 01H = 02H, and register 02H = 5EH: → CLR 00H CLR @01H → Register 00H = 00H Register 01H = 02H, register 02H = 00H In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H.
PAGE 147
S3F80J9 INSTRUCTION SET COM — Complement COM dst Operation: dst ← NOT dst The contents of the destination location are complemented (one's complement); all "1s" are changed to "0s", and vice-versa. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise. Set if the result bit 7 is set; cleared otherwise. Always reset to "0". Unaffected. Unaffected.
PAGE 148
INSTRUCTION SET S3F80J9 CP — Compare CP dst,src Operation: dst – src The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison. Flags: C: Z: S: V: D: H: Set if a "borrow" occurred (src > dst); cleared otherwise. Set if the result is "0"; cleared otherwise. Set if the result is negative; cleared otherwise. Set if arithmetic overflow occurred; cleared otherwise. Unaffected.
PAGE 149
S3F80J9 INSTRUCTION SET CPIJE — Compare, Increment, and Jump on Equal CPIJE dst,src,RA Operation: If dst – src = "0", PC ← PC + RA Ir ← Ir + 1 The source operand is compared to (subtracted from) the destination operand. If the result is "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed.
PAGE 150
INSTRUCTION SET S3F80J9 CPIJNE — Compare, Increment, and Jump on Non-Equal CPIJNE dst,src,RA Operation: If dst – src "0", PC ← PC + RA Ir ← Ir + 1 The source operand is compared to (subtracted from) the destination operand. If the result is not "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise the instruction following the CPIJNE instruction is executed.
PAGE 151
S3F80J9 INSTRUCTION SET DA — Decimal Adjust DA dst Operation: dst ← DA dst The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), the following table indicates the operation performed.
PAGE 152
INSTRUCTION SET S3F80J9 DA — Decimal Adjust DA (Continued) Example: Given: Working register R0 contains the value 15 (BCD), working register R1 contains 27 (BCD), and address 27H contains 46 (BCD): ADD DA R1,R0 R1 C ← "0", H ← "0", Bits 4–7 = 3, bits 0–3 = C, R1 ← 3CH R1 ← 3CH + 06 ; ; If addition is performed using the BCD values 15 and 27, the result should be 42.
PAGE 153
S3F80J9 INSTRUCTION SET DEC — Decrement DEC dst Operation: dst ← dst – 1 The contents of the destination operand are decremented by one. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise. Set if result is negative; cleared otherwise. Set if arithmetic overflow occurred; cleared otherwise. Unaffected. Unaffected.
PAGE 154
INSTRUCTION SET S3F80J9 DECW — Decrement Word DECW dst Operation: dst ← dst – 1 The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value that is decremented by one. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise. Set if the result is negative; cleared otherwise. Set if arithmetic overflow occurred; cleared otherwise. Unaffected. Unaffected.
PAGE 155
S3F80J9 INSTRUCTION SET DI — Disable Interrupts DI Operation: SYM (0) ← 0 Bit zero of the system mode control register, SYM.0, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled. Flags: No flags are affected.
PAGE 156
INSTRUCTION SET S3F80J9 DIV — Divide (Unsigned) DIV dst,src Operation: dst ÷ src dst (UPPER) ← REMAINDER dst (LOWER) ← QUOTIENT The destination operand (16 bits) is divided by the source operand (8 bits). The quotient (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is ≥ 28, the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect.
PAGE 157
S3F80J9 INSTRUCTION SET DJNZ — Decrement and Jump if Non-Zero DJNZ r,dst Operation: r ← r – 1 If r ≠ 0, PC ← PC + dst The working register being used as a counter is decremented. If the contents of the register are not logic zero after decrementing, the relative address is added to the program counter and control passes to the statement whose address is now in the PC.
PAGE 158
INSTRUCTION SET S3F80J9 EI — Enable Interrupts EI Operation: SYM (0) ← 1 An EI instruction sets bit zero of the system mode register, SYM.0 to "1". This allows interrupts to be serviced as they occur (assuming they have highest priority). If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the EI instruction. Flags: No flags are affected.
PAGE 159
S3F80J9 INSTRUCTION SET ENTER — Enter ENTER Operation: SP @SP IP PC IP ← ← ← ← ← SP – 2 IP PC @IP IP + 2 This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then written to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two. Flags: No flags are affected.
PAGE 160
INSTRUCTION SET S3F80J9 EXIT — Exit EXIT Operation: ← ← ← ← IP SP PC IP @SP SP + 2 @IP IP + 2 This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two. Flags: No flags are affected.
PAGE 161
S3F80J9 INSTRUCTION SET IDLE — Idle Operation IDLE Operation: The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation. Flags: No flags are affected. Format: opc Example: Bytes Cycles Opcode (Hex) 1 4 6F Addr Mode src dst – – The instruction IDLE stops the CPU clock but not the system clock.
PAGE 162
INSTRUCTION SET S3F80J9 INC — Increment INC dst Operation: dst ← dst + 1 The contents of the destination operand are incremented by one. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise. Set if the result is negative; cleared otherwise. Set if arithmetic overflow occurred; cleared otherwise. Unaffected. Unaffected.
PAGE 163
S3F80J9 INSTRUCTION SET INCW — Increment Word INCW dst Operation: dst ← dst + 1 The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16-bit value that is incremented by one. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise. Set if the result is negative; cleared otherwise. Set if arithmetic overflow occurred; cleared otherwise. Unaffected. Unaffected.
PAGE 164
INSTRUCTION SET S3F80J9 IRET — Interrupt Return IRET IRET (Normal) IRET (Fast) Operation: FLAGS ← @SP SP ← SP + 1 PC ← @SP SP ← SP + 2 SYM(0) ← 1 PC ↔ IP FLAGS ← FLAGS' FIS ← 0 This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts. A "normal IRET" is executed only if the fast interrupt status bit (FIS, bit one of the FLAGS register, 0D5H) is cleared (= "0").
PAGE 165
S3F80J9 INSTRUCTION SET JP — Jump JP cc,dst (Conditional) JP dst (Unconditional) Operation: If cc is true, PC ← dst The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.
PAGE 166
INSTRUCTION SET S3F80J9 JR — Jump Relative JR cc,dst Operation: If cc is true, PC ← PC + dst If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed. (See list of condition codes).
PAGE 167
S3F80J9 INSTRUCTION SET LD — Load LD dst,src Operation: dst ← src The contents of the source are loaded into the destination. The source's contents are unaffected. Flags: No flags are affected.
PAGE 168
INSTRUCTION SET S3F80J9 LD — Load LD (Continued) Examples: Given: R0 = 01H, R1 = 0AH, register 00H = 01H, register 01H = 20H, register 02H = 02H, LOOP = 30H, and register 3AH = 0FFH: 6-50 LD R0,#10H → R0 = 10H LD R0,01H → R0 = 20H, register 01H = 20H LD 01H,R0 → Register 01H = 01H, R0 = 01H LD R1,@R0 → R1 = 20H, R0 = 01H LD @R0,R1 → R0 = 01H, R1 = 0AH, register 01H = 0AH LD 00H,01H → Register 00H = 20H, register 01H = 20H LD 02H,@00H → Register 02H = 20H, register 00H = 01H
PAGE 169
S3F80J9 INSTRUCTION SET LDB — Load Bit LDB dst,src.b LDB dst.b,src Operation: dst(0) ← src(b) or dst(b) ← src(0) The specified bit of the source is loaded into bit zero (LSB) of the destination, or bit zero of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected. Flags: No flags are affected.
PAGE 170
INSTRUCTION SET S3F80J9 LDC/LDE — Load Memory LDC/LDE dst,src Operation: dst ← src This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes 'Irr' or 'rr' values an even number for program memory and odd an odd number for data memory. Flags: No flags are affected. Format: Bytes Cycles Opcode (Hex) Addr Mode dst src 1.
PAGE 171
S3F80J9 INSTRUCTION SET LDC/LDE — Load Memory LDC/LDE (Continued) Examples: Given: R0 = 11H, R1 = 34H, R2 = 01H, R3 = 04H; Program memory locations 0103H = 4FH, 0104H = 1A, 0105H = 6DH, and 1104H = 88H.
PAGE 172
INSTRUCTION SET S3F80J9 LDCD/LDED — Load Memory and Decrement LDCD/LDED dst,src Operation: dst ← src rr ← rr – 1 These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.
PAGE 173
S3F80J9 INSTRUCTION SET LDCI/LDEI — Load Memory and Increment LDCI/LDEI dst,src Operation: dst ← src rr ← rr + 1 These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.
PAGE 174
INSTRUCTION SET S3F80J9 LDCPD/LDEPD — Load Memory with Pre-Decrement LDCPD/ LDEPD dst,src Operation: rr ← rr – 1 dst ← src These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are then loaded into the destination location. The contents of the source are unaffected.
PAGE 175
S3F80J9 INSTRUCTION SET LDCPI/LDEPI — Load Memory with Pre-Increment LDCPI/ LDEPI dst,src Operation: rr ← rr + 1 dst ← src These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.
PAGE 176
INSTRUCTION SET S3F80J9 LDW — Load Word LDW dst,src Operation: dst ← src The contents of the source (a word) are loaded into the destination. The contents of the source are unaffected. Flags: No flags are affected.
PAGE 177
S3F80J9 INSTRUCTION SET MULT — Multiply (Unsigned) MULT dst,src Operation: dst ← dst × src The 8-bit destination operand (even register of the register pair) is multiplied by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers. Flags: C: Z: S: V: D: H: Set if result is > 255; cleared otherwise. Set if the result is "0"; cleared otherwise.
PAGE 178
INSTRUCTION SET S3F80J9 NEXT — Next NEXT Operation: PC ← @ IP IP ← IP + 2 The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two. Flags: No flags are affected. Format: Bytes Cycles Opcode (Hex) 1 10 0F opc Example: The following diagram shows one example of how to use the NEXT instruction.
PAGE 179
S3F80J9 INSTRUCTION SET NOP — No Operation NOP Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to effect a timing delay of variable duration. Flags: No flags are affected. Format: opc Example: Bytes Cycles Opcode (Hex) 1 4 FF When the instruction NOP is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.
PAGE 180
INSTRUCTION SET S3F80J9 OR — Logical OR OR dst,src Operation: dst ← dst OR src The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1"; otherwise a "0" is stored. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise.
PAGE 181
S3F80J9 INSTRUCTION SET POP — Pop From Stack POP dst Operation: dst ← @SP SP ← SP + 1 The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one. Flags: No flags affected.
PAGE 182
INSTRUCTION SET S3F80J9 POPUD — Pop User Stack (Decrementing) POPUD dst,src Operation: dst ← src IR ← IR – 1 This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then decremented. Flags: No flags are affected.
PAGE 183
S3F80J9 INSTRUCTION SET POPUI — Pop User Stack (Incrementing) POPUI dst,src Operation: dst ← src IR ← IR + 1 The POPUI instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then incremented. Flags: No flags are affected.
PAGE 184
INSTRUCTION SET S3F80J9 PUSH — Push To Stack PUSH src Operation: SP ← SP – 1 @SP ← src A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack. Flags: No flags are affected.
PAGE 185
S3F80J9 INSTRUCTION SET PUSHUD — Push User Stack (Decrementing) PUSHUD dst,src Operation: IR ← IR – 1 dst ← src This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer. Flags: No flags are affected.
PAGE 186
INSTRUCTION SET S3F80J9 PUSHUI — Push User Stack (Incrementing) PUSHUI dst,src Operation: IR ← IR + 1 dst ← src This instruction is used for user-defined stacks in the register file. PUSHUI increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer. Flags: No flags are affected.
PAGE 187
S3F80J9 INSTRUCTION SET RCF — Reset Carry Flag RCF RCF Operation: C ← 0 The carry flag is cleared to logic zero, regardless of its previous value. Flags: C: Cleared to "0". No other flags are affected. Format: opc Example: Bytes Cycles Opcode (Hex) 1 4 CF Given: C = "1" or "0": The instruction RCF clears the carry flag (C) to logic zero.
PAGE 188
INSTRUCTION SET S3F80J9 RET — Return RET Operation: PC ← @SP SP ← SP + 2 The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value. Flags: No flags are affected.
PAGE 189
S3F80J9 INSTRUCTION SET RL — Rotate Left RL dst Operation: C ← dst (7) dst (0) ← dst (7) dst (n + 1) ← dst (n), n = 0–6 The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag. 7 0 C Flags: C: Z: S: V: D: H: Set if the bit rotated from the most significant bit position (bit 7) was "1". Set if the result is "0"; cleared otherwise. Set if the result bit 7 is set; cleared otherwise.
PAGE 190
INSTRUCTION SET S3F80J9 RLC — Rotate Left Through Carry RLC dst Operation: dst (0) ← C C ← dst (7) dst (n + 1) ← dst (n), n = 0–6 The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero. 7 0 C Flags: C: Z: S: V: Set if the bit rotated from the most significant bit position (bit 7) was "1". Set if the result is "0"; cleared otherwise.
PAGE 191
S3F80J9 INSTRUCTION SET RR — Rotate Right RR dst Operation: C ← dst (0) dst (7) ← dst (0) dst (n) ← dst (n + 1), n = 0–6 The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C). 7 0 C Flags: C: Z: S: V: Set if the bit rotated from the least significant bit position (bit zero) was "1". Set if the result is "0"; cleared otherwise. Set if the result bit 7 is set; cleared otherwise.
PAGE 192
INSTRUCTION SET S3F80J9 RRC — Rotate Right Through Carry RRC dst Operation: dst (7) ← C C ← dst (0) dst (n) ← dst (n + 1), n = 0–6 The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB). 7 0 C Flags: C: Z: S: V: Set if the bit rotated from the least significant bit position (bit zero) was "1". Set if the result is "0" cleared otherwise.
PAGE 193
S3F80J9 INSTRUCTION SET SB0 — Select Bank 0 SB0 Operation: BANK ← 0 The SB0 instruction clears the bank address flag in the FLAGS register (FLAGS.0) to logic zero, selecting bank 0 register addressing in the set 1 area of the register file. Flags: No flags are affected. Format: opc Example: Bytes Cycles Opcode (Hex) 1 4 4F The statement SB0 clears FLAGS.0 to "0", selecting bank 0 register addressing.
PAGE 194
INSTRUCTION SET S3F80J9 SB1 — Select Bank 1 SB1 Operation: BANK ← 1 The SB1 instruction sets the bank address flag in the FLAGS register (FLAGS.0) to logic one, selecting bank 1 register addressing in the set 1 area of the register file. (Bank 1 is not implemented in some KS88-series microcontrollers.) Flags: No flags are affected. Format: opc Example: Bytes Cycles Opcode (Hex) 1 4 5F The statement SB1 sets FLAGS.0 to "1", selecting bank 1 register addressing, if implemented.
PAGE 195
S3F80J9 INSTRUCTION SET SBC — Subtract With Carry SBC dst,src Operation: dst ← dst – src – c The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand.
PAGE 196
INSTRUCTION SET S3F80J9 SCF — Set Carry Flag SCF Operation: C ← 1 The carry flag (C) is set to logic one, regardless of its previous value. Flags: C: Set to "1". No other flags are affected. Format: opc Example: The statement SCF sets the carry flag to logic one.
PAGE 197
S3F80J9 INSTRUCTION SET SRA — Shift Right Arithmetic SRA dst Operation: dst (7) ← dst (7) C ← dst (0) dst (n) ← dst (n + 1), n = 0–6 An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6. 7 6 0 C Flags: C: Z: S: V: D: H: Set if the bit shifted from the LSB position (bit zero) was "1". Set if the result is "0"; cleared otherwise.
PAGE 198
INSTRUCTION SET S3F80J9 SRP/SRP0/SRP1 — Set Register Pointer SRP src SRP0 src SRP1 src Operation: If src (1) = 1 and src (0) = 0 then: RP0 (3–7) ← src (3–7) If src (1) = 0 and src (0) = 1 then: RP1 (3–7) ← src (3–7) If src (1) = 0 and src (0) = 0 then: RP0 (4–7) ← src (4–7), RP0 (3) ← 0 RP1 (4–7) ← src (4–7), RP1 (3) ← 1 The source data bits one and zero (LSB) determine whether to write one or both of the register pointers, RP0 and RP1.
PAGE 199
S3F80J9 INSTRUCTION SET STOP — Stop Operation STOP Operation: The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or by external interrupts.
PAGE 200
INSTRUCTION SET S3F80J9 SUB — Subtract SUB dst,src Operation: dst ← dst – src The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand. Flags: C: Z: S: V: Set if a "borrow" occurred; cleared otherwise. Set if the result is "0"; cleared otherwise. Set if the result is negative; cleared otherwise.
PAGE 201
S3F80J9 INSTRUCTION SET SWAP — Swap Nibbles SWAP dst Operation: dst (0 – 3) ↔ dst (4 – 7) The contents of the lower four bits and upper four bits of the destination operand are swapped. 7 Flags: C: Z: S: V: D: H: 4 3 0 Undefined. Set if the result is "0"; cleared otherwise. Set if the result bit 7 is set; cleared otherwise. Undefined. Unaffected. Unaffected.
PAGE 202
INSTRUCTION SET S3F80J9 TCM — Test Complement Under Mask TCM dst,src Operation: (NOT dst) AND src This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result.
PAGE 203
S3F80J9 INSTRUCTION SET TM — Test Under Mask TM dst,src Operation: dst AND src This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected. Flags: C: Z: S: V: D: H: Unaffected.
PAGE 204
INSTRUCTION SET S3F80J9 WFI — Wait For Interrupt WFI Operation: The CPU is effectively halted until an interrupt occurs, except that DMA transfers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt . Flags: No flags are affected.
PAGE 205
S3F80J9 INSTRUCTION SET XOR — Logical Exclusive OR XOR dst,src Operation: dst ← dst XOR src The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored. Flags: C: Z: S: V: D: H: Unaffected. Set if the result is "0"; cleared otherwise. Set if the result bit 7 is set; cleared otherwise.
PAGE 206
S3F80J9 7 CLOCK CIRCUITS CLOCK CIRCUITS OVERVIEW The clock frequency for the S3F80J9 can be generated by an external crystal or supplied by an external clock source. The clock frequency for the S3F80J9 can range from 1MHz to 8 MHz. The maximum CPU clock frequency, as determined by CLKCON register, is 8 MHz. The XIN and XOUT pins connect the external oscillator or clock source to the on-chip clock circuit.
PAGE 207
CLOCK CIRCUITS S3F80J9 CLOCK STATUS DURING POWER-DOWN MODES The two power-down modes, Stop mode and Idle mode, affect the system clock as follows: — In Stop mode, the main oscillator is halted. When stop mode is released, the oscillator starts by a reset operation or by an external interrupt. To enter the stop mode, STOPCON (STOP Control Register) has to be loaded with value, #0A5H before STOP instruction execution.
PAGE 208
S3F80J9 CLOCK CIRCUITS SYSTEM CLOCK CONTROL REGISTER (CLKCON) The system clock control register, CLKCON, is located in address D4H, Set1, Bank0. It is read/write addressable and has the following functions: — Oscillator frequency divide-by value The CLKCON.7 - .5 and CLKCON.2- .0 Bit are not used in S3F80J9. After a reset, the main oscillator is activated, and the fOSC/16 (the slowest clock speed) is selected as the CPU clock.
PAGE 209
S3F80J9 RESET 8 RESET OVERVIEW Resetting the MCU is the function to start processing by generating reset signal using several reset schemes. During reset, most control and status are forced to initial values and the program counter is loaded from the reset vector. In case of S3F80J9, reset vector can be changed by smart option. (Refer to the page 2-4 or Table 13-3).
PAGE 210
RESET S3F80J9 STOP IPOR / LVD Contorl Bit '1' (smart option bit[7] @03FH) LVD IPOR / LVD Contorl Bit '1' (smart option bit[7] @03FH) STOP IPOR Watchdog Timer nRESET 1 2 3 4 5 6 RESET P0&P2 (INT0-INT9) (EI)external interrupt enable (smart option bit[7] @03FH) IPOR / LVD Contorl Bit '1' STOP P0 & P2.4-2.7 (smart option bit[7] @03FH) IPOR / LVD Contorl Bit '1' STOP Figure 8-1.
PAGE 211
S3F80J9 RESET Enable/ Disable IPOR / LVD Control Bit '1' smart option bit[7] @03FH Falling Edge Detector LVD Back-up Mode Rising Edge Detector Disable /Enable STOP STOPCON IPOR BT (WDT) fosc Noise Filter nRESET Reset Pulse Generator RESET IPOR / LVD Control Bit '1' smart option bit[7] @03FH STOP STOPCON P0& P2 P0&P2 (INT0~INT9) External Interrupt Control Block Enabled INT0~INT9 Noise Filter P0& P2.4-P2.
PAGE 212
RESET S3F80J9 WATCH DOG TIMER RESET The watchdog timer that can recover to normal operation from abnormal function is built in S3F80J9. Watchdog timer generates a system reset signal, if Basic Timer Counter (BTCNT) isn’t cleared within a specific time by program. For more understanding of the watchdog timer function, please see the chapter 11, Basic Timer and Timer0.
PAGE 213
S3F80J9 RESET INTERNAL POWER-ON RESET The power-on reset circuit is built on the S3F80J9 product. During a power-on reset, the voltage at VDD goes to high level and the schmitt-trigger input of POR circuit is forced to low level and then to high level. The power-on reset circuit makes a reset signal whenever the power supply voltage is powering-up and the schmitt- trigger input senses the low level.
PAGE 214
RESET S3F80J9 Voltage [V] TVDD = 1ms (VDD Rising Time) VDD VDD Va VIH = 0.85 VDD VIL = 0.4 VDD Reset Pulse Width Reset pulse Time Figure 8-5. Timing Diagram for Internal Power-On Reset Circuit NOTE The system reset operation depends on the interlocking work of the reset pin, LVD circuit and Internal POR. The LVD circuit can be disabled and enabled in the stop mode by smart option. If 3FH.7 is ‘1’, LVD circuit is always enabled. In this case the system reset by LVD circuit occurs in stop mode.
PAGE 215
S3F80J9 RESET If "Vreset > VIH", the operating status is in STOP mode and IPOR / LVD control bit of smart option is '0', LVD circuit is disabled in the S3F80J9/S3F80J5. VDD a 0.85VDD VLVD b Va b 0.4VDD Reset Pulse Width NOTE: Va is a schmitt trigger input signal of internal power-on reset (IPOR). a. System reset is not occurred. b. System reset is occurred by internal POR circuit. Figure 8-6.
PAGE 216
RESET S3F80J9 STOP ERROR DETECTION & RECOVERY When IPOR/LVD Control Bit (smart option bit [7] @ 03FH) is set to ‘0’and chip is in stop or abnormal state, the falling edge input of P0 and P2.4-P2.7 generates the reset signal. Refer to following table and figure for more information. Table 8-1.
PAGE 217
S3F80J9 RESET POWER-DOWN MODES The power down mode of S3F80J9 are described following that: — Mode — Back- up mode — Stop mode IDLE MODE Idle mode is invoked by the instruction IDLE (op-code 6FH). In Idle mode, CPU operations are halted while some peripherals remain active.
PAGE 218
RESET S3F80J9 BACK-UP MODE For reducing current consumption, S3F80J9 goes into Back-up mode. If external reset pin is low state or a falling level of VDD is detected by LVD circuit on the point of VLVD, chip goes into the back-up mode. Because CPU and peripheral operation were stopped due to oscillation stop, the supply current is reduced. In back-up mode, chip cannot be released from stop state by any interrupt.
PAGE 219
S3F80J9 RESET STOP MODE STOP mode is invoked by executing the instruction ‘STOP’, after setting the stop control register (STOPCON). In STOP mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the current consumption can be reduced. All system functions stop when the clock "freezes," but data stored in the internal register file is retained. STOP mode can be released in one of two ways: by a system reset or by an external interrupt.
PAGE 220
RESET S3F80J9 SOURCES TO RELEASE STOP MODE Stop mode is released when following sources go active: — System Reset by external reset pin (nRESET) — System Reset by Internal Power-On Reset (IPOR) — Low Voltage Detector (LVD) — External Interrupt(INT0-INT9) — SED & R circuit Using nRESET Pin to Release STOP Mode Stop mode is released when the system reset signal goes active by nRESET Pin: all system and peripheral control registers are reset to their default hardware values and the contents of all data regis
PAGE 221
S3F80J9 RESET SED&R (Stop Error Detect and Recovery) The Stop Error Detect & Recovery circuit is used to release stop mode and prevent abnormal – stop mode that can be occurred by battery bouncing. It executes two functions in related to the internal logic of P0 and P2.4– P2.7. One is releasing from stop status by switching the level of input port (P0 or P2.4–P2.7) and the other is keeping the chip from the stop mode when the chip is in abnormal status.
PAGE 222
RESET S3F80J9 HARDWARE RESET VALUES Tables 8-3 list the reset values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation. The following notation is used to represent reset values: — A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively. — An 'x' means that the bit value is undefined after a reset. — A dash ('–') means that the bit is either not used or not mapped (but a 0 is read from the bit position) Table 8-3.
PAGE 223
S3F80J9 RESET Table 8-3.
PAGE 224
RESET S3F80J9 Table 8-4.
PAGE 225
S3F80J9 RESET Table 8-5.
PAGE 226
RESET S3F80J9 RECOMMENDATION FOR UNUSUED PINS To reduce overall power consumption, please configure unused pins according to the guideline description Table 8-5. Table 8-6. Guideline for Unused Pins to Reduced Power Consumption Pin Name Port 0 Port 1 Port 2 P3.0–3.1 TEST 8-18 Recommend Example ← # 00H or 0FFH ← # 00H or 0FFH • P0PUR ← # 0FFH • Set Input mode Pull-up Resister • No Connection for Pins • P0CONH • Enable • P0CONL • Set Open-Drain Output mode P1 Data Register to #00H.
PAGE 227
S3F80J9 RESET SUMMARY TABLE OF BACK-UP MODE, STOP MODE, AND RESET STATUS For more understanding, please see the below description Table 8-6. Table 8-7. Summary of Each Mode Item/Mode Back-up Reset Status Stop ← # A5H STOP (LD STOPCON,#0A5H) (STOP) Approach Condition • External • External nRESET pin is on rising edge. • The rising edge at VDD is detected by LVD circuit. (When VDD ≥ VLVD) • Watch-dog timer overflow signal is activated.
PAGE 228
S3F80J9 9 I/O PORTS I/O PORTS OVERVIEW The S3F80J9 micro-controller has two kinds of package and different I/O number relating to the package type: 28-SOP package has 22bit-programmable I/O ports, P0–P2 and P3. Two ports, P0 and P2, are 8-bit ports and P1 is a 4-bit port. P3 is a 2-bit port. 32-SOP package has 26bit-programmable I/O ports, P0–P3. Three ports, P0–P2, are 8-bit ports and P3 is a 2-bit port. This gives a total of 26 I/O pins.
PAGE 229
I/O PORTS S3F80J9 Table 9-1. S3F80J9 Port Configuration Overview (28-SOP) Port Configuration Options Port 0 8-bit general-purpose I/O port; Input or push-pull output; external interrupt input on falling edges, rising edges, or both edges; all P0 pin circuits have noise filters and interrupt enable/disable register (P0INT) and pending control register (P0PND); Pull-up resistors can be assigned to individual P0 pins using P0PUR register settings.
PAGE 230
S3F80J9 I/O PORTS Table 9-2. S3F80J9 Port Configuration Overview (32-SOP) Port Configuration Options Port 0 8-bit general-purpose I/O port; Input or push-pull output; external interrupt input on falling edges, rising edges, or both edges; all P0 pin circuits have noise filters and interrupt enable/disable register (P0INT) and pending control register(P0PND); Pull-up resistors can be assigned to individual P0 pins using P0PUR register settings.
PAGE 231
I/O PORTS S3F80J9 PORT DATA REGISTERS Table 9-3 gives you an overview of the register locations of all four S3F80J9 I/O port data registers. Data registers for ports 0,1,and 2 have the general format shown in Figure 9-1. NOTE The data register for port 3, P3, contains 2-bits for P3.0–P3.1, and an additional status bit (P3.7) for carrier signal on/off. Table 9-3.
PAGE 232
S3F80J9 I/O PORTS PULL-UP RESISTOR ENABLE REGISTERS You can assign pull-up resistors to the pin circuits of individual pins in port0 and port2. To do this, you make the appropriate settings to the corresponding pull-up resistor enable registers; P0PUR and P2PUR. These registers are located in set 1, bank 0 at locations E7H and EEH, respectively, and are read/write accessible using Register addressing mode.
PAGE 233
S3F80J9 BASIC TIMER and TIMER 0 10 BASIC TIMER and TIMER 0 OVERVIEW The S3F80J9 has two default timers: the 8-bit basic timer and the 8-bit general-purpose timer/counter. The 8-bit timer/counter is called Timer 0. BASIC TIMER (BT) You can use the basic timer (BT) in two different ways: — As a watch-dog timer to provide an automatic reset mechanism in the event of a system malfunction — To signal the end of the required oscillation stabilization interval after a reset or a Stop mode release.
PAGE 234
BASIC TIMER and TIMER 0 S3F80J9 BASIC TIMER CONTROL REGISTER (BTCON) The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watch-dog timer function. It is located in Set 1 and Bank0, address D3H, and is read/write addressable using register addressing mode. A reset clears BTCON to '00H'. This enables the watch-dog function and selects a basic timer clock frequency of fOSC/4096.
PAGE 235
S3F80J9 BASIC TIMER and TIMER 0 BASIC TIMER FUNCTION DESCRIPTION Watch-dog Timer Function You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than '1010B'. (The '1010B' value disables the watch-dog function.) A reset clears BTCON to '00H', automatically enabling the watch-dog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.
PAGE 236
BASIC TIMER and TIMER 0 S3F80J9 TIMER 0 CONTROL REGISTER (T0CON) You use the timer 0 control register, T0CON, to — Select the timer 0 operating mode (interval timer, capture mode, or PWM mode) — Select the timer 0 input clock frequency — Clear the timer 0 counter, T0CNT — Enable the timer 0 overflow interrupt or timer 0 match/capture interrupt — Clear timer0 match/capture interrupt pending conditions T0CON is located in Set 1, Bank0, at address D2H, and is read/write addressable using register addressing
PAGE 237
S3F80J9 BASIC TIMER and TIMER 0 Timer 0 Control Register (T0CON) D2H, Set 1, Bank0 , R/W MSB .7 .6 .5 .4 .3 .2 .1 .
PAGE 238
BASIC TIMER and TIMER 0 S3F80J9 TIMER 0 FUNCTION DESCRIPTION Timer 0 Interrupts (IRQ0, Vectors FAH and FCH) The timer 0 module can generate two interrupts: the timer 0 overflow interrupt (T0OVF), and the timer 0 match/ capture interrupt (T0INT). T0OVF is interrupt with level IRQ0 and vector FAH. T0INT also belongs to interrupt level IRQ0, but is assigned the separate vector address, FCH. A timer 0 overflow interrupt (T0OVF) pending condition is automatically cleared by hardware when it has been serviced.
PAGE 239
S3F80J9 BASIC TIMER and TIMER 0 Pulse Width Modulation Mode Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T0PWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at ‘FFH’, and then continues incrementing from ‘00H’.
PAGE 240
BASIC TIMER and TIMER 0 S3F80J9 Capture Mode In capture mode, a signal edge that is detected at the T0CAP pin opens a gate and loads the current counter value into the T0 data register. You can select rising or falling edges to trigger this operation. Timer 0 also gives you capture input source: the signal edge at the T0CAP pin. You select the capture input by setting the value of the timer 0 capture input selection bit in the port 3 control register, P3CON.2, (set 1, bank 0, EFH). When P3CON.
PAGE 241
S3F80J9 BASIC TIMER and TIMER 0 Bit 1 RESET or STOP Bits 3, 2 Data Bus Clear Basic Timer Control Register (Write '1010xxxxB' to disable.) 1/4096 XIN DIV 1/1024 MUX 8-Bit Up Counter (BTCNT, Read-Only) 1/128 When BTCNT.4 is set after releasing from RESET or STOP mode, CPU clock starts. R Bit 0 RESET OVF Bits 7, 6 Bit 2 Data Bus R OVF 1/4096 IRQ0 (Timer 0 Overflow) 1/256 XIN DIV 1/8 MUX 8-Bit Up-Counter R (T0CNT) Bit 3 Clear Bit 1 Match (2) P3.
PAGE 242
BASIC TIMER and TIMER 0 S3F80J9 ) PROGRAMMING TIP — Configuring the Basic Timer This example shows how to configure the basic timer to sample specifications: RESET ORG 0100H DI LD LD CLR CLR ; Disable all interrupts BTCON,#0AAH ; Disable the watchdog timer CLKCON,#18H ; Non-divided clock SYM ; Disable global and fast interrupts SPL ; Stack pointer low byte → "0" ; Stack area starts at 0FFH • • • SRP EI #0C0H ; Set register pointer → 0C0H ; Enable interrupts BTCON,#52H ; Enable the watchdog time
PAGE 243
S3F80J9 BASIC TIMER and TIMER 0 ) PROGRAMMING TIP — Programming Timer 0 This sample program sets timer 0 to interval timer mode, sets the frequency of the oscillator clock, and determines the execution sequence which follows a timer 0 interrupt.
PAGE 244
BASIC TIMER and TIMER 0 S3F80J9 ) PROGRAMMING TIP — Programming Timer 0 (Continued) CP JR BITS NO_200MS_SET: LD POP T0OVER 10-12 IRET R0,#32H ; 50 × 4 = 200 ms ULT,NO_200MS_SET R1.2 ; Bit setting (61.
PAGE 245
S3F80J9 11 TIMER 1 TIMER 1 OVERVIEW The S3F80J9 microcontroller has a 16-bit timer/counter called Timer 1 (T1). For universal remote controller applications, Timer 1 can be used to generate the envelope pattern for the remote controller signal.
PAGE 246
TIMER 1 S3F80J9 TIMER 1 OVERFLOW INTERRUPT Timer 1 can be programmed to generate an overflow interrupt (IRQ1, F4H) whenever an overflow occurs in the 16-bit up counter. When you set the Timer 1 overflow interrupt enable bit, T1CON.2, to “1”, the overflow interrupt is generated each time the 16-bit up counter reaches ‘FFFFH’. After the interrupt request is generated, the counter value is automatically cleared to ‘00H’ and up counting resumes. By writing a “1” to T1CON.
PAGE 247
S3F80J9 TIMER 1 TIMER 1 MATCH INTERRUPT Timer 1 can also be used to generate a match interrupt (IRQ1, vector F6H) whenever the 16-bit counter value matches the value that is written to the Timer 1 reference data registers, T1DATAH and T1DATAL. When a match condition is detected by the 16-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from ‘00H’. In match mode, program software can poll the Timer 1 match/capture interrupt pending bit, T1CON.
PAGE 248
TIMER 1 S3F80J9 T1CON.2 T1CON. 7-.6 IRQ1 OVF CAOF (T-F/F) fOSC/4 fOSC/8 MUX 16-Bit Up-Counter R (Read-Only) fOSC/16 Clear T1CON.3 Match (note) T1CON.1 16-Bit Compatator MUX Timer 1 High/Low Buffer Register T1CON.5-.4 T1CON.3 Match Signal T1OVF Timer 1 Data High/Low Register Data Bus NOTE: Match signal is occurrd only in interval mode. Figure 11-3. Timer 1 Block Diagram 11-4 T1CON.
PAGE 249
S3F80J9 TIMER 1 TIMER 1 CONTROL REGISTER (T1CON) The Timer 1 control register, T1CON, is located in Set 1, FAH, Bank0 and is read/write addressable.
PAGE 250
TIMER 1 S3F80J9 Timer1 Counter High-byte Register (T1CNTH) F6H, Set 1, Bank 0, R MSB .7 .6 .5 .4 .3 .2 .1 .0 LSB Reset Value: 00H Timer 1 Counter Low-byte Register (T1CNTL) F7H, Set 1, Bank 0, R MSB .7 .6 .5 .4 .3 .2 .1 .0 LSB Reset Value: 00H Timer 1 Data High-byte Register (T1DATAH) F8H, Set 1, Bank 0, R/W MSB .7 .6 .5 .4 .3 .2 .1 .0 LSB Reset Value: FFH Timer 1 Data Low-byte Register (T1DATAL) F9H, Set 1, Bank 0, R/W MSB .7 .6 .5 .4 .3 .2 .1 .
PAGE 251
S3F80J9 12 COUNTER A COUNTER A OVERVIEW The S3F80J9 microcontroller has one 8-bit counter called counter A. Counter A, which can be used to generate the carrier frequency, has the following components (See Figure 12-1): — Counter A control register, CACON — 8-bit down counter with auto-reload function — Two 8-bit reference data registers, CADATAH and CADATAL Counter A has two functions: — As a normal interval timer, generating a counter A interrupt (IRQ2, vector ECH) at programmed time intervals.
PAGE 252
COUNTER A S3F80J9 CACON.6-.7 DIV 1 DIV 2 MUX CLK 16-Bit Down Counter CACON.0 (CAOF) MUX CACON.3 DIV 4 To Other Block (P3.1/REM) DIV 8 Repeat Control Interrupt Control INT. GEN. Counter A Data Low Byte Register CACON.2 fOSC CACON.4-.5 Counter A Data High Byte Register Data Bus NOTE: The value of the CADATAL register is loaded into the 8-bit counter when the operation of the counter A stars. If a borrow occurs, the value of the CADATAH register is loaded into the 8-bit counter.
PAGE 253
S3F80J9 COUNTER A COUNTER A CONTROL REGISTER (CACON) The counter A control register, CACON, is located in F3H, Set 1, Bank 0, and is read/write addressable. CACON contains control settings for the following functions (See Figure 12-2): — Counter A clock source selection — Counter A interrupt enable/disable — Counter A interrupt pending control (read for status, write to clear) — Counter A interrupt time selection Counter A Control Register (CACON) F3H, Set 1, Bank 0, R/W MSB .7 .6 .5 .4 .3 .2 .
PAGE 254
COUNTER A S3F80J9 COUNTER A PULSE WIDTH CALCULATIONS tLOW tHIGH tLOW To generate the above repeated waveform consisted of low period time, tLOW, and high period time, tHIGH. When CAOF = 0, tLOW = (CADATAL + 2) × 1/Fx. 0H < CADATAL < 100H, where Fx = the selected clock. tHIGH = (CADATAH + 2) × 1/Fx. 0H < CADATAH < 100H, where Fx = the selected clock. When CAOF = 1, tLOW = (CADATAH + 2) × 1/Fx. 0H < CADATAH < 100H, where Fx = the selected clock. tHIGH = (CADATAL + 2) × 1/Fx.
PAGE 255
S3F80J9 COUNTER A 0H 100H 200H 100H 200H Counter A Clock CAOF = '0' CADATAL = 01-FFH CADATAH = 00H High CAOF = '0' CADATAL = 00H CADATAH = 01-FFH Low CAOF = '0' CADATAL = 00H CADATAH = 00H Low CAOF = '1' CADATAL = 00H CADATAH = 00H High 0H Counter A Clock CAOF = '1' CADATAL = DEH CADATAH = 1EH CAOF = '0' CADATAL = DEH CADATAH = 1EH CAOF = '1' CADATAL = 7EH CADATAH = 7EH CAOF = '0' CADATAL = 7EH CADATAH = 7EH E0H 20H E0H 20H 80H 80H 80H 80H Figure 12-4.
PAGE 256
COUNTER A S3F80J9 ) PROGRAMMING TIP — To generate 38 kHz, 1/3duty signal through P3.1 This example sets Counter A to the repeat mode, sets the oscillation frequency as the Counter A clock source, and CADATAH and CADATAL to make a 38 kHz, 1/3 Duty carrier frequency. The program parameters are: 8.795 us 17.59 us 37.9 kHz 1/3 duty — Counter A is used in repeat mode — Oscillation frequency is 4 MHz (0.25 µs) — CADATAH = 8.795 µs / 0.25 µs = 35.18, CADATAL = 17.59 µs / 0.25 µs = 70.36 — Set P3.
PAGE 257
S3F80J9 COUNTER A ) PROGRAMMING TIP — To generate a one-pulse signal through P3.1 This example sets Counter A to the one shot mode, sets the oscillation frequency as the Counter A clock source, and CADATAH and CADATAL to make a 40 µs width pulse. The program parameters are: 40 us — Counter A is used in one-shot mode — Oscillation frequency is 4 MHz ( 1 clock = 0.25 µs) — CADATAH = 40 µs / 0.25 µs = 160, CADATAL = 1 — Set P3.1 C-MOS push-pull output and CAOF mode.
PAGE 258
S3F80J9 13 EMBEDDED FLASH MEMORY INTERFACE EMBEDDED FLASH MEMORY INTERFACE OVERVIEW The S3F80J9 has an on-chip flash memory internally instead of masked ROM. The flash memory is accessed by ‘LDC’ instruction. That is the type of sector erase and a byte programmable flash. User can program the data in a flash memory area any time you want.
PAGE 259
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 User Program Mode This mode supports sector erase, byte programming, byte read and one protection mode (Hard Lock Protection). The S3F80J9 has the internal pumping circuit to generate high voltage. Therefore, 12.5V into VPP (TEST) pin is not needed. To program a flash memory in this mode several control registers will be used. There are four kind functions in user program mode – programming, reading, sector erase, and one protection mode (Hard lock protection).
PAGE 260
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE ISPTM (ON-BOARD PROGRAMMING) SECTOR ISPTM sectors located in program memory area can store On Board Program Software (Boot program code for upgrading application code by interfacing with I/O port pin). The ISPTM sectors can’t be erased or programmed by LDC instruction for the safety of On Board Program Software. The ISP sectors are available only when the ISP enable/disable bit is set 0, that is, enable ISP at the Smart Option.
PAGE 261
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 SMART OPTION Smart option is the program memory option for starting condition of the chip. The program memory addresses used by smart option are from 003CH to 003FH. The S3F80J9 only use 003EH and 003FH. User can write any value in the not used addresses (003CH and 003DH). The default value of smart option bits in program memory is 0FFH (IPOR disable, LVD enable in the stop mode, Normal reset vector, OBP sector disable).
PAGE 262
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE NOTES 1. By setting ISP Reset Vector Change Selection Bit (3EH.7) to ‘0’, user can have the available ISP area. If ISP Reset Vector Change Selection Bit (3EH.7) is ‘1’, 3EH.6 and 3EH.5 are meaningless. 2. If ISP Reset Vector Change Selection Bit (3EH.7) is ‘0’, user must change ISP reset vector address from 0100H to some address which user want to set reset address (0200H, 0300H, 0500H or 0900H).
PAGE 263
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 FLASH MEMORY CONTROL REGISTERS (USER PROGRAM MODE) FLASH MEMORY CONTROL REGISTER (FMCON) FMCON register is available only in user program mode to select the flash memory operation mode; sector erase, byte programming, and to make the flash memory into a hard lock protection. Flash Memory Control Register (FMCON) EFH , Set1 , Bank1 , R/W MSB .7 .6 .5 .4 .3 .2 .1 .
PAGE 264
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE FLASH MEMORY SECTOR ADDRESS REGISTERS There are two sector address registers for the erase or programming flash memory. The FMSECL (Flash Memory Sector Address Register Low Byte) indicates the low byte of sector address and FMSECH(Flash Memory Address Sector Register High Byte) indicates the high byte of sector address. One sector consists of 128-bytes. Each sector’s address starts XX00H or XX80H, that is, a base address of sector is XX00H or XX80H. So bit .6-.
PAGE 265
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 SECTOR ERASE User can erase a flash memory partially by using sector erase function only in user program mode. The only unit of flash memory to be erased in the user program mode is a sector. The program memory of S3F80J9, 32K-bytes flash memory, is divided into 256sectors. Every sector has all 128byte sizes. So the sector to be located destination address should be erased first to program a new data (one byte) into flash memory.
PAGE 266
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE The Sector Erase Procedure in User Program Mode 1. Set Flash Memory User Programming Enable Register (FMUSR) to “10100101B”. 2. Set Flash Memory Sector Address Register (FMSECH and FMSECL). 3. Set Flash Memory Control Register (FMCON) to “10100001B”. 4. Set Flash Memory User Programming Enable Register (FMUSR) to “00000000B”.
PAGE 267
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 ) PROGRAMMING TIP — Sector Erase Case1. Erase one sector • • ERASE_ONESECTOR: SB1 LD LD LD LD ERASE_STOP: LD SB0 FMUSR,#0A5H FMSECH,#40H FMSECL,#00H FMCON,#10100001B ; User program mode enable ; Set sector address 4000H,sector 128, ; among sector 0~511 ; Select erase mode enable & Start sector erase FMUSR,#00H ; User program mode disable Case2.
PAGE 268
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE SECTOR_ERASE: LD R12,SecNumH LD R14,SecNumL MULT RR12,#80H ; Calculation the base address of a target sector MULT RR14,#80H ; The size of one sector is 128-bytes ADD R13,R14 ; BTJRF FLAGS.
PAGE 269
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 PROGRAMMING A flash memory is programmed in one-byte unit after sector erase. The write operation of programming starts by ‘LDC’ instruction. The program procedure in user program mode 1. Must erase target sectors before programming. 2. Set Flash Memory User Programming Enable Register (FMUSR) to “10100101B”. 3. Set Flash Memory Control Register (FMCON) to “0101000XB”. 4.
PAGE 270
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE Start SB1 ; Select Bank1 FMSECH FMSECL High Address of Sector Low Address of Sector R(n) R(n+1) R(data) High Address to Write Low Address to Write 8-bit Data FMUSR FMCON LDC #0A5H #01010001B @RR(n),R(data) FMUSR #00H SB0 ; Set Secotr Base Address ; Set Address and Data ; User Program Mode Enable ; Mode Select & Start Programming ; Write data at flash ; User Program Mode Disable ; Select Bank0 Finish 1-BYTE Writing Figure 13-9.
PAGE 271
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 Start SB1 FMSECH FMSECL ; Select Bank1 High Address of Sector Low Address of Sector R(n) R(n+1) R(data) High Address to Write Low Address to Write 8-bit Data FMUSR #0A5H FMCON #01010001B ; Set Secotr Base Address ; Set Address and Data ; User Program Mode Enable ; Mode Select & Start Programming ; Write data at flash LDC @RR(n),R(data) ; User Program Mode Disable YES Write again? NO NO FMUSR Same Sector? #00H ; User Program Mode Disable ;; Check
PAGE 272
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE ) PROGRAMMING TIP — Programming Case1.
PAGE 273
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 Case3.
PAGE 274
S3F80J9 EMBEDDED FLASH MEMORY INTERFACE READING The read operation starts by ‘LDC’ instruction. The program procedure in user program mode 1. Load a flash memory upper address into upper register of pair working register. 2. Load a flash memory lower address into lower register of pair working register. 3.
PAGE 275
EMBEDDED FLASH MEMORY INTERFACE S3F80J9 HARD LOCK PROTECTION User can set Hard Lock Protection by writing ‘0110B’ in FMCON7-4. This function prevents the changes of data in a flash memory area. If this function is enabled, the user cannot write or erase the data in a flash memory area. This protection can be released by the chip erase execution in the tool program mode. In terms of user program mode, the procedure of setting Hard Lock Protection is following that.
PAGE 276
S3F80J9 14 LOW VOLTAGE DETECTOR LOW VOLTAGE DETECTOR OVERVIEW The S3F80J9 micro-controller has a built-in Low Voltage Detector (LVD) circuit, which allows LVD and LVD_FLAG detection of power voltage. The S3F80J9 has two options in LVD and LVD_FLAG voltage level according to the operating frequency to be set by smart option (Refer to the page 2-4). Operating Frequency 4MHz: • Low voltage detect level for Backup Mode and Reset (LVD): 1.
PAGE 277
LOW VOLTAGE DETECTOR S3F80J9 NOTES 1. When smart option bit is set “1”, operating frequency is selected 8MHz and LVD voltage level is 2.3V. On the other hand, when smart option bit is set “0”, operating frequency is selected 4MHz and LVD voltage level is 2.15V. 2. When smart option bit is set “1”, operating frequency is selected 8MHz and LVD_FLAG voltage level is 2.15V. On the other hand, when smart option bit is set “0”, operating frequency is selected 4MHz and LVD_FLAG voltage level is 1.9V. 3.
PAGE 278
S3F80J9 LOW VOLTAGE DETECTOR LOW VOLTAGE DETECTOR CONTROL REGISTER (LVDCON) LVDCON.0 is used flag bit to indicate low battery in IR application or others. When LVD circuit detects LVD_FLAG, LVDCON.0 flag bit is set automatically. The reset value of LVDCON is #00H. Low Voltage Detect Control Register (LVDCON) E0H, Set1, Bank 1, R/W MSB .7 .6 .5 .4 .3 .2 .1 .
PAGE 279
S3F80J9 15 ELECTRICAL DATA (4MHz) ELECTRICAL DATA – 4MHz OVERVIEW In this section, S3F80J9 electrical characteristics are presented in tables and graphs. The information is arranged in the following order: — Absolute Maximum Ratings — D.C.
PAGE 280
ELECTRICAL DATA (4MHz) S3F80J9 Table 15-1. Absolute Maximum Ratings (TA = 25 °C) Parameter Symbol Conditions Rating Unit Supply Voltage VDD – – 0.3 to + 3.8 V Input Voltage VIN – – 0.3 to VDD + 0.3 V Output Voltage VO All output pins – 0.3 to VDD + 0.
PAGE 281
S3F80J9 ELECTRICAL DATA (4MHz) Table 15-2. D.C. Electrical Characteristics (Continued) (TA = – 25 °C to + 85 °C, VDD = 1.7 V to 3.6 V) Parameter Symbol Conditions Min Typ Max Unit – 0.4 0.5 V VOL1 VDD = 2.1 V, IOL = 12mA Port 3.1 only VOL2 VDD = 2.1 V, IOL = 5mA P3.0 and P2.0-2.3 0.4 0.5 VOL3 VDD = 2.1 V, IOL = 2mA Port0, Port1, P2.4-2.7 0.4 1.
PAGE 282
ELECTRICAL DATA (4MHz) S3F80J9 Table 15-2. D.C. Electrical Characteristics (Continued) (TA = – 25 °C to + 85 °C, VDD = 1.7 V to 3.6 V) Parameter Supply Current (note) Symbol Conditions Min Typ Max Unit mA IDD1 Operating Mode VDD = 3.6 V 4 MHz crystal – 5 9 IDD2 Idle Mode VDD =3.6 V 4 MHz crystal – 1.0 2.5 IDD3 Stop Mode – 1 6 – 10 20 uA LVD OFF, VDD = 3.6 V Stop Mode LVD ON, VDD = 3.
PAGE 283
S3F80J9 ELECTRICAL DATA (4MHz) TYPICAL VOL vs IOL(VDD=3.3V) 1.00 TYPICAL VOL VS VDD(IOL=12mA) 300 85°C 25°C −25°C 0.80 85°C 25°C − 25°C 250 200 VOL(mV) VOL(V) 0.60 0.40 0.20 150 100 50 0 0.00 0 10 20 30 40 50 60 70 1.800V 80 2.400V 3.000V 3.600V VDD(V) IOL(mA) Figure 15-1. Typical Low-Side Driver (Sink) Characteristics (P3.1 only) TYPICAL VOL vs IOL(VDD=3.3V) TYPICAL VOL VS VDD(IOL=5mA) 1.00 250 85°C 25°C 0.80 85°C 25°C −25°C 200 150 VOL(mV) VOL(V) 0.60 −25°C 0.40 0.
PAGE 284
ELECTRICAL DATA (4MHz) S3F80J9 TYPICAL VOL vs IOL(VDD=3.3V) TYPICAL VOL VS VDD(IOL=2mA) 1.00 0.80 85 °C 25 °C −25 °C 140 120 0.60 VOL(mV) VOL(V) 160 85°C 25°C −25°C 0.40 100 80 60 40 0.20 20 0.00 0 5 10 0 1.800V 15 2.400V IOL(mA) 3.000V 3.600V VDD(V) Figure 15-3. Typical Low-Side Driver (Sink) Characteristics (Port0, Port1, P2.4-2.7) TYPICAL VDD-VOH VS VDD(IOH=−6mA) TYPICAL VDD-VOH(VDD=3.3V) 1.20 25°C −25°C 1.00 85°C 25°C −25°C 0.6 0.80 VDD-VOH(V) VDD-VOH(V) 0.7 85°C 0.
PAGE 285
S3F80J9 ELECTRICAL DATA (4MHz) TYPICAL VDD-VOH(VDD=3.3V) 1.20 0.6 85°C 25°C - 25°C 1.00 85°C 25°C - 25 °C 0.5 0.80 VDD-VOH(V) VDD-VOH(V) TYPICAL VDD-VOH VS VDD(IOH=−2.2mA) 0.60 0.40 0.20 0.4 0.3 0.2 0.1 0.00 0 2 4 6 8 10 0 12 1.8V 2.3 IOH(mA) 2.8 3.3 3.8 VDD(V) Figure 15-5. Typical High-Side Driver (Source) Characteristics (P3.0 and P2.0-2.3) TYPICAL VDD-VOH VS VDD(IOH=−1mA) TYPICAL VDD-VOH(VDD=3.3V) 1.20 85 °C 0.4 25°C −25°C 25°C −25°C 0.35 0.
PAGE 286
ELECTRICAL DATA (4MHz) S3F80J9 Idle Mode (Basic Timer Active) ~ ~ Stop Mode Data Retention Mode ~ ~ VDD Normal Operating Mode VDDDR Execution of STOP Instrction EXT INT 0.8VDD 0.2VDD tWAIT Figure 15-7. Stop Mode Release Timing When Initiated by an External Interrupt Reset Occur ~ ~ Stop Mode Normal Operating Mode ~ ~ VDD Oscillation Stabilization Time Execution of STOP Instrction nRESET 0.85VDD 0.2VDD NOTE: tWAIT tWAIT is the same as 4096 x 16 x 1/fOSC. Figure 15-8.
PAGE 287
S3F80J9 ELECTRICAL DATA (4MHz) Reset Occur Oscillation Stabilization Time Stop Mode Normal Operating Mode Back-up Mode VDD ~ ~ VLVD ~ ~ VDDDR tWAIT Execution of STOP Instrction NOTE: Data Retention Time tWAIT is the same as 4096 x 16 x 1/fOSC. Figure 15-9. Stop Mode Release Timing When Initiated by a LVD Table 15-5.
PAGE 288
ELECTRICAL DATA (4MHz) S3F80J9 tINTL tINTH 0.8 VDD 0.2 VDD NOTE: 0.8 VDD 0.2 VDD The unit tCPU means one CPU clock period. Figure 15-10. Input Timing for External Interrupts (Port 0 and Port 2) Reset Occur Normal Operating Mode Oscillation Stabilization Time Back-up Mode (Stop Mode) Normal Operating Mode VDD nRESET tWAIT NOTE: tWAIT is the same as 4096 x 16 x 1/fOSC. Figure 15-11.
PAGE 289
S3F80J9 ELECTRICAL DATA (4MHz) Table 15-7.
PAGE 290
ELECTRICAL DATA (4MHz) S3F80J9 Table 15-8. Oscillation Stabilization Time (TA = – 25 °C to + 85 °C, VDD = 3.6 V) Oscillator Test Condition Min Typ Max Unit Main crystal fOSC > 400 kHz – – 20 ms Main ceramic Oscillation stabilization occurs when VDD is equal to the minimum oscillator voltage range.
PAGE 291
S3F80J9 ELECTRICAL DATA (4MHz) fOSC (Main Oscillator Frequency) Minimun Instruction Clock 2 MHz 8 MHz 1.5MHz 6 MHz A 1MHz 4 MHz 500 kHz 2 MHz 250 kHz 1 MHz 400 kHz 1kHz 1 2 3 4 5 6 7 Supply Voltage (V) Minimun Instruction Clock = 1/4n x oscillator frequency (n = 1, 2, 8, or 16) A: 1.7 V, 4 MHz Figure 15-12. Operating Voltage Range of S3F80J9 Table 15-9.
PAGE 292
S3F80J9 16 ELECTRICAL DATA (8MHz) ELECTRICAL DATA - 8MHz OVERVIEW In this section, S3F80J9 electrical characteristics are presented in tables and graphs. The information is arranged in the following order: — Absolute Maximum Ratings — D.C.
PAGE 293
ELECTRICAL DATA (8MHz) S3F80J9 Table 16-1. Absolute Maximum Ratings (TA = 25 °C) Parameter Symbol Conditions Rating Unit Supply Voltage VDD – – 0.3 to + 3.8 V Input Voltage VIN – – 0.3 to VDD + 0.3 V Output Voltage VO All output pins – 0.3 to VDD + 0.
PAGE 294
S3F80J9 ELECTRICAL DATA (8MHz) Table 16-2. D.C. Electrical Characteristics (Continued) (TA = – 25 °C to + 85 °C, VDD = 1.95 V to 3.6 V) Parameter Symbol Conditions Min Typ Max Unit – 0.4 0.5 V VOL1 VDD = 2.35 V, IOL = 12mA Port 3.1 only VOL2 VDD = 2.35 V, IOL = 5mA P3.0 and P2.0-2.3 0.4 0.5 VOL3 VDD = 2.35 V, IOL = 2mA Port0, Port1, P2.4-2.7 0.4 1.
PAGE 295
ELECTRICAL DATA (8MHz) S3F80J9 Table 16-2. D.C. Electrical Characteristics (Continued) (TA = – 25 °C to + 85 °C, VDD = 1.95 V to 3.6 V) Parameter Symbol Supply Current Conditions Min Typ Max Unit mA IDD1 Operating Mode VDD = 3.6 V 8 MHz crystal – 5 9 IDD2 Idle Mode VDD =3.6 V 8 MHz crystal – 1.0 2.5 IDD3 Stop Mode LVD OFF, VDD = 3.6 V – 1 6 Stop Mode – 10 20 (note) uA LVD ON, VDD = 3.
PAGE 296
S3F80J9 ELECTRICAL DATA (8MHz) TYPICAL VOL vs IOL(VDD=3.3V) 1.00 TYPICAL VOL VS VDD(IOL=12mA) 300 85°C 25 °C 0.80 85°C 25°C 250 −25°C −25°C 0.60 VOL(mV) VOL(V) 200 0.40 150 100 0.20 50 0 0.00 0 10 20 30 40 50 60 70 1.800V 80 2.400V 3.000V 3.600V VDD(V) IOL(mA) Figure 16-1. Typical Low-Side Driver (Sink) Characteristics (P3.1 only) TYPICAL VOL vs IOL(VDD=3.3V) TYPICAL VOL VS VDD(IOL=5mA) 1.00 250 85°C 25°C −25°C 0.80 85°C 25°C 200 150 VOL(mV) VOL(V) 0.60 −25°C 0.
PAGE 297
ELECTRICAL DATA (8MHz) S3F80J9 TYPICAL VOL vs IOL(VDD=3.3V) TYPICAL VOL VS VDD(IOL=2mA) 1.00 160 85°C 0.80 25°C −25°C 120 100 0.60 VOL(mV) VOL(V) 85°C 140 25°C −25°C 0.40 80 60 40 0.20 20 0.00 0 5 10 0 1.800V 15 2.400V IOL(mA) 3.000V 3.600V VDD(V) Figure 16-3. Typical Low-Side Driver (Sink) Characteristics (Port0, Port1, P2.4-2.7) TYPICAL VDD-VOH VS VDD(IOH=−6mA) TYPICAL VDD-VOH(VDD=3.3V) 0.7 1.20 85°C 25°C −25°C 85°C 25°C −25°C 0.6 0.80 VDD-VOH(V) VDD-VOH(V) 1.00 0.
PAGE 298
S3F80J9 ELECTRICAL DATA (8MHz) TYPICAL VDD-VOH(VDD=3.3V) 1.20 0.6 85°C 25°C −25°C 1.00 85°C 25°C −25°C 0.5 0.80 VDD-VOH(V) VDD-VOH(V) TYPICAL VDD-VOH VS VDD(IOH=−2.2mA) 0.60 0.40 0.20 0.4 0.3 0.2 0.1 0.00 0 2 4 6 8 10 0 12 1.8V 2.3 IOH(mA) 2.8 3.3 3.8 VDD(V) Figure 16-5. Typical High-Side Driver (Source) Characteristics (P3.0 and P2.0-2.3) TYPICAL VDD-VOH VS VDD(IOH=−1mA) TYPICAL VDD-VOH(VDD=3.3V) 0.45 1.20 85°C 85°C 1.00 0.4 25°C 0.35 0.
PAGE 299
ELECTRICAL DATA (8MHz) S3F80J9 Idle Mode (Basic Timer Active) ~ ~ Stop Mode Data Retention Mode ~ ~ VDD Normal Operating Mode VDDDR Execution of STOP Instrction EXT INT 0.8VDD 0.2VDD tWAIT Figure 16-7. Stop Mode Release Timing When Initiated by an External Interrupt Reset Occur ~ ~ Stop Mode Normal Operating Mode ~ ~ VDD Oscillation Stabilization Time Execution of STOP Instrction nRESET 0.85VDD 0.2VDD NOTE: tWAIT tWAIT is the same as 4096 x 16 x 1/fOSC. Figure 16-8.
PAGE 300
S3F80J9 ELECTRICAL DATA (8MHz) Reset Occur Oscillation Stabilization Time Stop Mode Normal Operating Mode Back-up Mode VDD ~ ~ VLVD ~ ~ VDDDR tWAIT Execution of STOP Instrction NOTE: Data Retention Time tWAIT is the same as 4096 x 16 x 1/fOSC. Figure 16-9. Stop Mode Release Timing When Initiated by a LVD Table 16-5.
PAGE 301
ELECTRICAL DATA (8MHz) S3F80J9 tINTL tINTH 0.8 VDD 0.2 VDD NOTE: 0.8 VDD 0.2 VDD The unit tCPU means one CPU clock period. Figure 16-10. Input Timing for External Interrupts (Port 0 and Port 2) Reset Occur Normal Operating Mode Oscillation Stabilization Time Back-up Mode (Stop Mode) Normal Operating Mode VDD nRESET tWAIT NOTE: tWAIT is the same as 4096 x 16 x 1/fOSC. Figure 16-11.
PAGE 302
S3F80J9 ELECTRICAL DATA (8MHz) Table 16-7.
PAGE 303
ELECTRICAL DATA (8MHz) S3F80J9 Table 16-8. Oscillation Stabilization Time (TA = – 25 °C to + 85 °C, VDD = 3.6 V) Oscillator Min Typ Max Unit fOSC > 400 kHz Oscillation stabilization occurs when VDD is equal to the minimum oscillator voltage range.
PAGE 304
S3F80J9 ELECTRICAL DATA (8MHz) fOSC (Main Oscillator Frequency) Minimun Instruction Clock A 2 MHz 8 MHz 1.5MHz 6 MHz 1MHz 4 MHz 500 kHz 2 MHz 250 kHz 1 MHz 400 kHz 1kHz 1 2 3 4 5 6 7 Supply Voltage (V) Minimun Instruction Clock = 1/4n x oscillator frequency (n = 1, 2, 8, or 16) A: 1.95 V, 8 MHz Figure 16-12. Operating Voltage Range of S3F80J9 Table 16-9.
PAGE 305
S3F80J9 MECHANICAL DATA 17 MECHANICAL DATA OVERVIEW The S3F80J9 micro-controller is currently available in a32-pin SOP and 28-pin SOP package. 0-8 #17 0.25 20.30 MAX 19.90 ± 0.20 + 0.10 - 0.05 0.90 ± 0.20 #16 2.00 ± 0.10 #1 2.20 MAX 32-SOP-450A 11.43 8.34 ± 0.20 12.00 ± 0.30 #32 0.40 ± 0.10 (0.43) NOTE: 1.27 0.05 MIN 0.10 MAX Dimensions are in millimeters. Figure 17-1.
PAGE 306
MECHANICAL DATA S3F80J9 0-8 #15 0.15 18.02 MAX 17.62 ± 0.20 + 0.10 - 0.05 0.60 ± 0.20 #14 2.15 ± 0.10 #1 2.50 MAX 28-SOP-375 9.53 7.70 ± 0.20 10.45 ± 0.30 #28 (0.56) 0.41 NOTE: + 0.10 - 0.05 1.27 0.05 MIN 0.10 MAX Dimensions are in millimeters. Figure 17-2.
PAGE 307
S3F80J9 18 DEVELOPMENT TOOLS DATA DEVELOPMENT TOOLS DATA OVERVIEW Samsung provides a powerful and easy-to-use development support system on a turnkey basis. The development support system is composed of a host system, debugging tools, and supporting software. For a host system, any standard computer that employs Win95/98/2000/XP as its operating system can be used.
PAGE 308
DEVELOPMENT TOOLS DATA S3F80J9 TB80J9 TARGET BOARD The TB80J9 target board can be replaced to TB80JB target board because the TB80JB target board is used for the S3F80JB microcontrollers and S3F80JB has 64K Flash memory sizes. But you should be careful to set flash memory size in order to programming.
PAGE 309
S3F80J9 DEVELOPMENT TOOLS DATA Table 18-1. Components Consisting of S3F80JB Target Board Block Symbols OPEN-i500 Connector J1A Connection debugging signals between emulator and 80JB EVA target board. TEST Board Connector J2 Connection between target board and remocon application board. RESET Block RESET Push Switch Generation low active reset signal of 80JB EVA-chip POWER Block VCC, GND, S, nRESET LED Generation 3.3V with 5V power inserted from external power source or open –ice (recommend).
PAGE 310
DEVELOPMENT TOOLS DATA S3F80J9 Table 18-2.
PAGE 311
S3F80J9 DEVELOPMENT TOOLS DATA J2 NOTE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 50-Pin DIP Connector P2.3/INT8 P2.4/INT9/CIN0 P3.0/T0PWM/T0CAP/SDAT P3.1/REM/SCLK VDD VSS XOUT XIN TEST P2.5/INT9/CIN1 P2.6/INT9/CIN2 RESET P3.4 P3.5 P2.7/INT9/CIN3 P1.0 P3.2/T0CK P3.3/T1CAP/T2CAP P4.7 P1.1 P1.2 P1.3 N.C N.C N.C 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 P2.2/INT7 P2.1/INT6 P2.0/INT5 P4.0 P4.1 P4.2 P4.3 P0.7/INT4 P0.6/INT4 P0.5/INT4 P0.4/INT4 P0.3/INT3 P0.
PAGE 312
DEVELOPMENT TOOLS DATA S3F80J9 SAMSUNG provides a complete line of development tools for SAMSUNG's microcontroller. With long experience in developing MCU systems, our third parties are leading companies in the tool's technology. SAMSUNG Incircuit emulator solution covers a wide range of capabilities and prices, from a low cost ICE to a complete system with an OTP/MTP programmer.
PAGE 313
S3F80J9 DEVELOPMENT TOOLS DATA OTP/MTP PROGRAMMER (WRITER) SPW2+ C & A Technology Single PROM OTP/ FLASH MTO Programmer • • • • • Download/Upload and data edit function • PC-based operation with RS232C port • Full function regarding OTP programmer (Read, Program, Verify, Blank, Protection..) • Fast programming speed (1Kbyte/sec) • Support all of SAMSUNG OTP devices • Low-cost • Download the files from the 3rd party link shown below. TEL: 82-2-2612-9027 FAX: 82-2-2612-9044. E-mail: caat@unitel.co.
PAGE 314
S3C8 SERIES MASK ROM ORDER FORM Product description: Device Number: S3C80J9 S3F80J9 S3C8__________- ___________(write down the ROM code number) Package Product Order Form: Pellet Wafer Package Type: __________ Package Marking (Check One): Standard SEC Custom A Custom B (Max 10 chars) (Max 10 chars each line) @ YWW Device Name @ YWW Device Name @ YWW @ : Assembly site code, Y : Last number of assembly year, WW : Week of assembly Delivery Dates and Quantities: Deliverable Required Delivery D
PAGE 315
S3F8 SERIES FLASH FACTORY WRITING ORDER FORM Product description: Device Number: S3F8__________- ___________(write down the ROM code number) Package Product Order Form: Pellet Wafer Package Type: __________ Package Marking (Check One): Standard SEC Custom A Custom B (Max 10 chars) (Max 10 chars each line) @ YWW Device Name @ YWW Device Name @ YWW @ : Assembly site code, Y : Last number of assembly year, WW : Week of assembly Delivery Dates and Quantities: Deliverable Required Delivery Date Qu
PAGE 316
S3F8 SERIES REQUEST FOR PRODUCTION AT CUSTOMER RISK Customer Information: Company Name: ________________________________________________________________ Department: ________________________________________________________________ Telephone Number: __________________________ Date: __________________________ Fax: _____________________________ Risk Order Information: Device Number: S3F8__________- ___________(write down the ROM code number) Package: _____________________ Number of Pins: ____________
PAGE 317
FLASH APPLICATION NOTES S3F80J9 PROGRAMMING BY TOOL
PAGE 318
S3F80JB Flash Application Notes TOOL PROGRAMMING OF S3F80J9 To read/write/erase by OTP/MTP writer, the following six pins are used. Table 1. Descriptions of Pins Used to Read/Write/Erase the Flash in Tool Program Mode During Programming Normal Chip Pin Name Pin Name Pin No. I/O Function P3.0 SDAT 3[30] I/O Serial data pin. Output port when reading and input port when writing. SDAT (P3.0) can be assigned as an input or push-pull output port. P3.1 SCLK 4[31] I Serial clock pin.
PAGE 319
FLASH APPLICATION NOTES This is only an example for setting VDD. This is SPW2+ which is one of OPT/MTP Writers.