Data Sheet

ManualsBrandsUnbranded ManualsActive ComponentsTPS73633DBVR PMIC - LDO voltage regulator Positive, fixed SOT 23 5

DCQPACKAGE

SOT223

(TOPVIEW)

DBVPACKAGE

SOT23

(TOPVIEW)

GND

NR/FB

OUT

GND

NR/FB

TABISGND

N/C

OUT

N/C

NR/FB

GND

DRB PACKAGE

3mmx 3mmSON

(TOP VIEW)

2 3 54

TPS736xx

GNDEN NR

IN OUT

OUT

Optional Optional

Optional

OFF

TypicalApplicationCircuitforFixed-VoltageVersions

TPS736xx

www.ti.com

SBVS038T –SEPTEMBER 2003–REVISED AUGUST 2010

Cap-Free, NMOS, 400mA Low-Dropout Regulator

with Reverse Current Protection

FEATURES

DESCRIPTION

• Stable with No Output Capacitor or Any Value

or Type of Capacitor

The TPS736xx family of low-dropout (LDO) linear

voltage regulators uses a new topology: an NMOS

• Input Voltage Range of 1.7V to 5.5V

pass element in a voltage-follower configuration. This

• Ultra-Low Dropout Voltage: 75mV typ

topology is stable using output capacitors with low

• Excellent Load Transient Response—with or

ESR, and even allows operation without a capacitor.

without Optional Output Capacitor

It also provides high reverse blockage (low reverse

current) and ground pin current that is nearly constant

• New NMOS Topology Delivers Low Reverse

over all values of output current.

Leakage Current

• Low Noise: 30mV

RMS

typ (10Hz to 100kHz)

The TPS736xx uses an advanced BiCMOS process

to yield high precision while delivering very low

• 0.5% Initial Accuracy

dropout voltages and low ground pin current. Current

• 1% Overall Accuracy Over Line, Load, and

consumption, when not enabled, is under 1mA and

Temperature

ideal for portable applications. The extremely low

• Less Than 1mA max I

in Shutdown Mode

output noise (30mV

RMS

with 0.1mF C

) is ideal for

powering VCOs. These devices are protected by

• Thermal Shutdown and Specified Min/Max

thermal shutdown and foldback current limit.

Current Limit Protection

space

• Available in Multiple Output Voltage Versions

– Fixed Outputs of 1.20V to 5.0V

– Adjustable Output from 1.20V to 5.5V

– Custom Outputs Available

APPLICATIONS

• Portable/Battery-Powered Equipment

• Post-Regulation for Switching Supplies

• Noise-Sensitive Circuitry such as VCOs

• Point of Load Regulation for DSPs, FPGAs,

ASICs, and Microprocessors

space

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (32 pages)

PAGE 1
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 Cap-Free, NMOS, 400mA Low-Dropout Regulator with Reverse Current Protection FEATURES 1 • 2 • • • • • • • • • • Stable with No Output Capacitor or Any Value or Type of Capacitor Input Voltage Range of 1.7V to 5.5V Ultra-Low Dropout Voltage: 75mV typ Excellent Load Transient Response—with or without Optional Output Capacitor New NMOS Topology Delivers Low Reverse Leakage Current Low Noise: 30mVRMS typ (10Hz to 100kHz) 0.
PAGE 2
TPS736xx SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 THERMAL INFORMATION TPS736xx (3) THERMAL METRIC (1) (2) Junction-to-ambient thermal resistance (4) qJA (5) DRB DCQ DBV 8 PINS 6 PINS 5 PINS 47.8 70.4 180 64 qJCtop Junction-to-case (top) thermal resistance 83 70 qJB Junction-to-board thermal resistance (6) N/A N/A 35 yJT Junction-to-top characterization parameter (7) 2.1 6.8 N/A yJB Junction-to-board characterization parameter (8) 17.8 30.
PAGE 4
TPS736xx SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 www.ti.com ELECTRICAL CHARACTERISTICS Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(nom) + 0.5V (1), IOUT = 10mA, VEN = 1.7V, and COUT = 0.1mF, unless otherwise noted. Typical values are at TJ = +25°C. PARAMETER TEST CONDITIONS VIN Input voltage range (1) (2) VFB Internal reference (TPS73601) Accuracy (1) (4) ΔVOUT%/ΔVIN MAX UNIT 5.5 TJ = +25°C V 1.210 V VFB 5.5 – VDO V +0.5 1.198 Nominal TJ = +25°C –0.
PAGE 5
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 FUNCTIONAL BLOCK DIAGRAMS IN 4MHz Charge Pump EN Thermal Protection Ref Servo 27kΩ Bandgap Error Amp Current Limit OUT 8kΩ GND R1 R1 + R2 = 80kΩ R2 NR Figure 1. Fixed Voltage Version IN Table 1. Standard 1% Resistor Values for Common Output Voltages VO 4MHz Charge Pump EN Thermal Protection Ref Servo 27kΩ Bandgap Error Amp GND R2 1.2V Short Open 1.5V 23.2kΩ 95.3kΩ 1.8V 28.0kΩ 56.2kΩ 2.5V 39.2kΩ 36.5kΩ 2.
PAGE 6
TPS736xx SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 www.ti.com PIN CONFIGURATIONS IN 1 GND 2 EN 3 DRB PACKAGE 3mm x 3mm SON (TOP VIEW) DCQ PACKAGE SOT223 (TOP VIEW) DBV PACKAGE SOT23 (TOP VIEW) 5 6 OUT 4 TAB IS GND NR/FB 1 IN 2 3 4 OUT 1 8 IN N/C 2 7 N/C NR/FB 3 6 N/C GND 4 5 EN 5 GND EN OUT NR/FB PIN DESCRIPTIONS 6 NAME SOT23 (DBV) PIN NO. SOT223 (DCQ) PIN NO. 3x3 SON (DRB) PIN NO.
PAGE 7
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 TYPICAL CHARACTERISTICS For all voltage versions, at TJ = +25°C, VIN = VOUT(nom) + 0.5V, IOUT = 10mA, VEN = 1.7V, and COUT = 0.1mF, unless otherwise noted. LOAD REGULATION LINE REGULATION 0.20 0.5 Referred to IOUT = 10mA −40_C +25_C +125_ C Change in VOUT (%) 0.3 0.2 0.1 0 −0.1 −0.2 −0.3 Referred to VIN = VOUT + 0.5V at IOUT = 10mA 0.15 Change in VOUT (%) 0.4 0.10 0 −0.05 −40_ C −0.10 −0.15 −0.4 −0.20 −0.
PAGE 8
TPS736xx SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 www.ti.com TYPICAL CHARACTERISTICS (continued) For all voltage versions, at TJ = +25°C, VIN = VOUT(nom) + 0.5V, IOUT = 10mA, VEN = 1.7V, and COUT = 0.1mF, unless otherwise noted. GROUND PIN CURRENT vs OUTPUT CURRENT GROUND PIN CURRENT vs TEMPERATURE 900 900 800 800 700 700 600 600 I GND (µA) 1000 IGND (µA) 1000 500 400 300 500 400 300 VIN = 5.5V VIN = 4V VIN = 2V 200 100 0 100 200 300 VIN = 5.
PAGE 9
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 TYPICAL CHARACTERISTICS (continued) For all voltage versions, at TJ = +25°C, VIN = VOUT(nom) + 0.5V, IOUT = 10mA, VEN = 1.7V, and COUT = 0.1mF, unless otherwise noted.
PAGE 10
TPS736xx SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 www.ti.com TYPICAL CHARACTERISTICS (continued) For all voltage versions, at TJ = +25°C, VIN = VOUT(nom) + 0.5V, IOUT = 10mA, VEN = 1.7V, and COUT = 0.1mF, unless otherwise noted. TPS73633 LOAD TRANSIENT RESPONSE VIN = 3.8V TPS73633 LINE TRANSIENT RESPONSE COUT = 0µF 100mV/tick IOUT = 400mA VOUT COUT = 0µF 50mV/div COUT = 1µF 50mV/tick COUT = 10µF 20mV/tick VOUT VOUT VOUT COUT = 100µF 50mV/div VOUT dVIN 5.
PAGE 11
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 TYPICAL CHARACTERISTICS (continued) For all voltage versions, at TJ = +25°C, VIN = VOUT(nom) + 0.5V, IOUT = 10mA, VEN = 1.7V, and COUT = 0.1mF, unless otherwise noted. TPS73601 IFB vs TEMPERATURE 60 160 55 140 50 120 45 100 IFB (nA) VN (rms) TPS73601 RMS NOISE VOLTAGE vs CFB 40 60 35 30 25 80 VOUT = 2.5V COUT = 0µF R1 = 39.
PAGE 12
TPS736xx SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 www.ti.com APPLICATION INFORMATION The TPS736xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS736xx ideal for portable applications.
PAGE 13
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 An internal 27kΩ resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor, CNR, is connected from NR to ground. For CNR = 10nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship: ǒmVV Ǔ V N(mVRMS) + 8.5 RMS V OUT(V) (3) for CNR = 10nF.
PAGE 14
TPS736xx SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 www.ti.com TRANSIENT RESPONSE The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1mF) from the OUT pin to ground will reduce undershoot magnitude but increase its duration.
PAGE 15
TPS736xx www.ti.com SBVS038T – SEPTEMBER 2003 – REVISED AUGUST 2010 POWER DISSIPATION The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the Thermal Information table.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.
PAGE 19
PACKAGE OPTION ADDENDUM www.ti.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.
PAGE 21
PACKAGE OPTION ADDENDUM www.ti.com 11-Aug-2013 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties.
PAGE 22
PACKAGE MATERIALS INFORMATION www.ti.com 12-Aug-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TPS73601DBVR Package Package Pins Type Drawing SPQ SOT-23 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) DBV 5 3000 178.0 B0 (mm) K0 (mm) P1 (mm) 9.0 3.23 3.17 1.37 4.0 W Pin1 (mm) Quadrant 8.0 Q3 TPS73601DBVT SOT-23 DBV 5 250 178.0 9.0 3.23 3.17 1.37 4.0 8.0 Q3 TPS73601DCQRG4 SOT-223 DCQ 6 0 330.0 12.4 7.1 7.45 1.88 8.0 12.
PAGE 23
PACKAGE MATERIALS INFORMATION www.ti.com 12-Aug-2013 Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) TPS73618DCQRG4 SOT-223 DCQ 6 2500 330.0 12.4 TPS73619DRBR SON DRB 8 3000 330.0 12.4 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 7.05 7.45 1.88 8.0 12.0 Q3 3.3 3.3 1.0 8.0 12.0 Q2 TPS73619DRBT SON DRB 8 250 180.0 12.4 3.3 3.3 1.0 8.0 12.0 Q2 TPS73625DBVR SOT-23 DBV 5 3000 178.0 9.0 3.23 3.17 1.37 4.0 8.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 12-Aug-2013 Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS73601DBVR SOT-23 DBV 5 3000 180.0 180.0 18.0 TPS73601DBVT SOT-23 DBV 5 250 180.0 180.0 18.0 TPS73601DCQRG4 SOT-223 DCQ 6 0 358.0 335.0 35.0 TPS73601DRBR SON DRB 8 3000 370.0 355.0 55.0 TPS73601DRBR SON DRB 8 3000 367.0 367.0 35.0 TPS73601DRBT SON DRB 8 250 210.0 185.0 35.0 TPS73601DRBT SON DRB 8 250 220.0 205.
PAGE 25
PAGE 26
PAGE 27
PAGE 28
PAGE 29
PAGE 30
PAGE 31
PAGE 32
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.