Datasheet

Frame1Two-WireSlaveAddressByte Frame2PointerRegisterByte
1
StartBy
Master
ACKBy
ADS1113/4/5
ACKBy
ADS1113/4/5
Frame3Two-WireSlaveAddressByte Frame4DataByte1ReadRegister
StartBy
Master
ACKBy
ADS1113/4/5
ACKBy
Master
(2)
From
ADS1113/4/5
1 9 1
9
1 9 1
9
SDA
SCL
0 0 1 R/W
0 0 0 0 0 0 P1 P0
¼
¼
¼
SDA
(Continued)
SCL
(Continued)
SDA
(Continued)
SCL
(Continued)
1 0 0 1
0 A1
(1)
A0
(1)
0
A1
(1)
A0
(1)
R/W D15 D14 D13 D12 D11 D10 D9 D8
Frame5DataByte2ReadRegister
StopBy
Master
ACKBy
Master
(3)
From
ADS1113/4/5
1
9
D7 D6 D5 D4 D3 D2 D1 D0
StopBy
Master
ADS1113
ADS1114
ADS1115
www.ti.com SBAS444B –MAY 2009–REVISED OCTOBER 2009
(1) The values of A0 and A1 are determined by the ADDR pin.
(2) Master can leave SDA high to terminate a single-byte read operation.
(3) Master can leave SDA high to terminate a two-byte read operation.
Figure 30. Two-Wire Timing Diagram for Read Word Format
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Link(s): ADS1113 ADS1114 ADS1115