Datasheet

t ,t ,t ,t ,t ,t ,t :,t ,t ,t
R0 R1 F0 F1 D0 D1 D2 D3 D4 D5
INPUT
(1)
50%
50%
90%
10%
OUTPUT
t
D
t ort
R F
V orV
OL OUTXnL
V orV
OH OUTXnH
GND
VREG
T ,T :
WH WL
SCKI
(1)
SCKI
(1)
SDTI
(1)
T ,T :
SU H
T
SU
T
H
VREG
VREG
GND
VREG
GND
GND
50%
50%
50%
T
WH
T
WL
TLC59711
SBVS181A –OCTOBER 2011–REVISED JULY 2012 www.ti.com
TIMING DIAGRAMS
(1) Input pulse rise and fall time is 1ns to 3ns.
Figure 7. Input Timing
(1) Input pulse rise and fall time is 1ns to 3ns.
Figure 8. Output Timing
10 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TLC59711