FUJITSU SEMICONDUCTOR DATA SHEET DS501-00015-4v0-E Memory FRAM 64 K (8 K × 8) Bit SPI MB85RS64V ■ DESCRIPTION MB85RS64V is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 8,192 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells. MB85RS64V adopts the Serial Peripheral Interface (SPI). The MB85RS64V is able to retain data without using a back-up battery, as is needed for SRAM.
MB85RS64V ■ PIN ASSIGNMENT (TOP VIEW) CS 1 8 VDD SO 2 7 HOLD WP 3 6 SCK GND 4 5 SI (FPT-8P-M02) ■ PIN FUNCTIONAL DESCRIPTIONS Pin No. Pin Name CS Chip Select pin This is an input pin to make chip select. When CS is the “H” level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored at this time. When CS is the “L” level, device is in select (active) status. CS has to be the “L” level before inputting op-code.
MB85RS64V ■ BLOCK DIAGRAM Control Circuit SCK HOLD Row Decoder CS Address Counter Serial-Parallel Converter SI FRAM Cell Array 8,192 ✕ 8 FRAM Status Register Column Decoder/Sense Amp/ Write Amp WP Data Register SO Parallel-Serial Converter DS501-00015-4v0-E 3
MB85RS64V ■ SPI MODE MB85RS64V corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0) , and SPI mode 3 (CPOL = 1, CPHA = 1) .
MB85RS64V ■ SERIAL PERIPHERAL INTERFACE (SPI) MB85RS64V works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.
MB85RS64V ■ STATUS REGISTER Bit No. Bit Name Function WPEN Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (see “■ WRITING PROTECT”) relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible. 6 to 4 ⎯ Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
MB85RS64V ■ COMMAND • WREN The WREN command sets WEL (Write Enable Latch) . WEL shall be set with the WREN command before writing operation (WRSR command and WRITE command) . CS 0 1 2 3 4 5 6 7 SCK SI Invalid 0 0 0 0 0 1 1 Invalid 0 High-Z SO • WRDI The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRITE command and WRSR command) are not performed when WEL is reset.
MB85RS64V • RDSR The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of CS.
MB85RS64V • READ The READ command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The 3-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising.
MB85RS64V • RDID The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/ Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until CS is risen.
MB85RS64V ■ BLOCK PROTECT Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register. BP1 BP0 Protected Block 0 0 None 0 1 1800H to 1FFFH (upper 1/4) 1 0 1000H to 1FFFH (upper 1/2) 1 1 0000H to 1FFFH (all) ■ WRITING PROTECT Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.
MB85RS64V ■ ABSOLUTE MAXIMUM RATINGS Parameter Rating Symbol Min Max Unit Power supply voltage* VDD − 0.5 + 6.0 V Input voltage* VIN − 0.5 VDD + 0.5 ( ≤ 6.0) V VOUT − 0.5 VDD + 0.5 ( ≤ 6.0) V TA − 40 + 85 °C Tstg − 55 + 125 °C Output voltage* Operation ambient temperature Storage temperature *:These parameters are based on the condition that VSS is 0 V. WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.
MB85RS64V ■ ELECTRICAL CHARACTERISTICS 1. DC Characteristics (within recommended operating conditions) Parameter Input leakage current Symbol |ILI| Condition Value Min Typ Max 0 ≤ CS < VDD ⎯ ⎯ 200 CS = VDD ⎯ ⎯ 10 WP, HOLD, SCK, SI = 0 V to VDD ⎯ ⎯ 10 Unit μA Output leakage current |ILO| SO = 0 V to VDD ⎯ ⎯ 10 μA Operating power supply current IDD SCK = 20 MHz ⎯ 1.5 2.
MB85RS64V 2.
MB85RS64V AC Load Equivalent Circuit 5.5 V Output 30 pF 3.
MB85RS64V ■ TIMING DIAGRAM • Serial Data Timing tD CS tCSH tCSU tCH tCL tCH SCK tSU tH Valid in SI tODV SO tOH tOD High-Z High-Z : H or L • Hold Timing CS SCK tHS tHH tHS tHS tHH tHS tHH tHH HOLD High-Z SO tHZ 16 tLZ High-Z tHZ tLZ DS501-00015-4v0-E
MB85RS64V ■ POWER ON/OFF SEQUENCE tpd tf tr tpu VDD VDD 3.0 V 3.0 V VIH (Min) VIH (Min) 1.2 V 1.2 V VIL (Max) VIL (Max) GND GND CS >VDD × 0.8 * CS CS >VDD × 0.8 * CS : don't care CS * : CS (Max) < VDD + 0.3 V Parameter Symbol CS level hold time at power OFF tpd CS level hold time at power ON tpu Power supply falling time tf Power supply rising time tr Value Min Max 400 ⎯ 0.1 ⎯ 0.6 ⎯ 200 ⎯ 100 ⎯ 1 ⎯ Unit Condition ns ⎯ ms VDD = 5.0V ± 0.5V Operation VDD = 3.
MB85RS64V ■ NOTE ON USE We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.
MB85RS64V • C-V method of Latch-Up Resistance Test Protection Resistor A 1 Test 2 terminal SW + VIN V - C 200pF VDD DUT VDD (Max.Rating) VSS Reference terminal Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.
MB85RS64V ■ ORDERING INFORMATION Package Shipping form Minimum shipping quantity MB85RS64VPNF-G-JNE1 8-pin plastic SOP (FPT-8P-M02) Tube ⎯* MB85RS64VPNF-G-JNERE1 8-pin plastic SOP (FPT-8P-M02) Embossed Carrier tape 1500 Part number *: Please contact our sales office about minimum shipping quantity.
MB85RS64V ■ PACKAGE DIMENSION 8-pin plastic SOP Lead pitch 1.27 mm Package width × package length 3.9 mm × 5.05 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 1.75 mm MAX Weight 0.06 g (FPT-8P-M02) 8-pin plastic SOP (FPT-8P-M02) +0.25 Note 1) *1 : These dimensions include resin protrusion. Note 2) *2 : These dimensions do not include resin protrusion. Note 3) Pins width and pins thickness include plating thickness.
MB85RS64V ■ MARKING [MB85RS64VPNF-G-JNE1] [MB85RS64VPNF-G-JNERE1] RS64V E11200 300 [FPT-8P-M02] 22 DS501-00015-4v0-E
MB85RS64V ■ PACKING INFORMATION 1. Tube 1.1 Tube Dimensions • Tube/stopper shape Tube Transparent polyethylene terephthalate (treated to antistatic) Stopper (treated to antistatic) Tube length: 520 mm Tube cross-sections and Maximum quantity Maximum quantity Package form Package code FPT-8P-M02 SOP, 8, plastic (2) pcs/ tube pcs/inner box pcs/outer box 95 7600 30400 1.8 2.6 7.4 6.4 4.
MB85RS64V 1.2 Tube Dry pack packing specifications IC Tube Stopper For SOP Index mark Label I *1*3 Aluminum Iaminated bag Heat seal Dry pack Desiccant Humidity indicator Aluminum Iaminated bag (tubes inside) Inner box Cushioning material Inner box Label I *1*3 Cushioning material Outer box*2 Outer box Use adhesive tapes. Label II-A *3 Label II-B *3 *1: For a product of witch part number is suffixed with “E1”, a “ G bag and the inner boxes.
MB85RS64V 1.
MB85RS64V 1.
MB85RS64V 2. Emboss Tape 2.1 Tape Dimensions PKG code FPT-8P-M02 Maximum storage capacity Reel No 3 pcs/reel pcs/inner box pcs/outer box 1500 1500 10500 ø1.5 +0.1 –0 8±0.1 1.75±0.1 2±0.05 4±0.1 B 0.3±0.05 A B A 5.5±0.1 12 +0.3 –0.1 5.5±0.05 ø1.5 +0.1 –0 SEC.B-B 2.1±0.1 6.4±0.1 0.4 3.9±0.2 SEC.A-A C 2012 FUJITSU SEMICONDUCTOR LIMITED SOL8-EMBOSSTAPE9 : NFME-EMB-X0084-1-P-1 (Dimensions in mm) Material : Conductive polystyrene Heat proof temperature : No heat resistance.
MB85RS64V 2.2 IC orientation • ER type Index mark (User Direction of Feed) (User Direction of Feed) (Reel side) 2.3 Reel dimensions Reel cutout dimensions E ∗ D C B A W1 W2 r W3 ∗: Reel No Hub unit width dimensions 1 2 3 4 5 6 7 8 Tape width 8 12 16 24 Symbol A 254 ± 2 254 ± 2 330 ± 2 254 ± 2 330 ± 2 254 ± 2 330 ± 2 C 13 ± 0.2 D 21 ± 0.8 E 10 11 44 12 13 56 12 Dimensions in mm 14 15 16 24 330 ± 2 150 +2 -0 100 +2 -0 150 +2 -0 100 +2 -0 100 ± 2 13 +0.5 -0.2 20.
MB85RS64V 2.4 Taping (φ330mm Reel) Dry Pack Packing Specifications Outside diameter: φ 330mm reel Label I *1, *4 Embossed tapes Label I *1, *4 Desiccant Humidity indicator Aluminum laminated bag Dry pack Label I *1, *4 Heat seal Inner box Inner box Label I *1, *4 Taping Outer box *2, *3 Outer box Use adhesive tapes. Label II-A *4 Label II-B *4 *1: For a product of witch part number is suffixed with “E1”, a “ G bag and the inner boxes.
MB85RS64V 2.
MB85RS64V 2.
MB85RS64V ■ MAJOR CHANGES IN THIS EDITION A change on a page is indicated by a vertical line drawn on the left side of that page. Page Section Change Results • RDID Revised the following description. “In the RDID command, SO holds the output state of the last bit after 32-bit Device ID output by continuously sending SCK clock before CS is risen.” →“In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until /CS is risen.
MB85RS64V MEMO DS501-00015-4v0-E 33
MB85RS64V MEMO 34 DS501-00015-4v0-E
MB85RS64V MEMO DS501-00015-4v0-E 35
MB85RS64V FUJITSU SEMICONDUCTOR LIMITED Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan http://jp.fujitsu.com/fsl/en/ For further information please contact: North and South America FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/ Asia Pacific FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
