Technical information

1-3
Introduction
■
Supports 32- and 64-bit addressing of Host DMA buffers and DMA descriptor
queues
■
Big/Little endian support for data and descriptors
■
Special output pin to indicate high-priority PCI request
Internal Buffer Management
■
Large, 8 KByte DMA FIFO (default - 4KByte for transmit, 4-KByte for receive)
■
Programmable hardware-controlled transmit FIFO thresholds to prevent underrun
of transmit FIFO and enhance overall system performance
■
Unlimited (limited only by the FIFO size) Receive/Transmit frame queueing in the
FIFO to handle long PCI bus latencies
■
Hardware support for handling transmit collisions and FIFO underruns without
software intervention
32/64-bit PCI
■
Compliant with PCI Local Bus Specification revision 2.1
■
Compliant with Intel PCI Bus Power Management Interface Specification Rev 1.00
and Microsoft Device Class Power Management Reference Specification (OnNow)
■
PC 97 ready. Implements all hardware features required by Microsoft’s PC 98 design
specification
■
Supports 3.3V and 5.0V PCI signaling
■
Direct pin out connection to PCI 32/64-bit bus interface
■
PCI bus master with zero wait state 32/64-bit memory data transfers at 133/266
MBytes/sec, capable to support leading and trailing byte offset for DMA read and
write (32-bit) for DMA write
■
Supports 64-bit addressing in master and target modes
■
PCI bus master/slave timing referenced to PCI signal
PCLK
(33.3 MHz max)
■
PCI bus master programmable Latency Timer, Cache Size, And Interrupt Line Select
registers
■
Automatically senses if the adapter is plugged into a 32-bit or a 64-bit PCI slot.
■
Supports cache line sizes of 16, 32, 64, 128, and 256 bytes
■
Supports any combination of active byte enables for all PCI slave accesses
■
Supports medium PCI target device-select response time
■
Supports, as a bus master, enhanced PCI System memory data read and write
commands:
– Memory Read
– Memory Read Line
– Memory Read Multiple
– Memory Write