Technical information

2-1
2
▼▼▼▼
Receive Architecture
Features
The host-related Receive Architecture features are
■
Interrupts may be delayed so that only one interrupt is generated when a group of
frames is received
■
Choice of shared or separate completion lists for receive and transmit. An optional
second completion list can be used for high-priority traffic
■
Two programmable 256-entry or 2048-entry buffer descriptor lists, with optional
smaller lists as defined by an “end” bit
■
All receive buffers can be either the same size, or have individual sizes
■
Early receive interrupt is generated when the DMA-transfer of a programmable
number of bytes is complete. Status is not available until the end of the packet is
DMA-transferred
■
Optional 64-bit addressing for buffers and descriptor lists. All descriptor lists must
be in the same 32-bit region in 64-bit space. Buffers can be located anywhere within
the space, but an individual buffer must not cross a 4-GByte boundary
The internal Receive Architecture features are
■
4K Byte receive FIFO (The actual 8KByte on-chip SRAM is shared with Transmit)
■
The FIFO does not have an arbitrary limit on the number of frames, but can continue
receiving frames until it is full, regardless of the frame sizes
■
Each frame requires only 8 bytes of overhead in the FIFO
■
IEEE 802.3x based flow control
■
Cisco’s ISL frame support (Implemented in the MAC)
Additional value-added features
■
Power management.
■
Wakeup frames compliant to Microsoft’s OnNow specification
■
TCP and UDP checksum support