Specifications

ADC12D1000RF, ADC12D1600RF
SNAS519G –JULY 2011–REVISED APRIL 2013 www.ti.com
Table 6-4. Features and Modes (continued)
Control Pin
Feature Non-ECM ECM Default ECM State
Active in ECM
Selected via TPM Selected via the TPM Bit
Test Pattern Mode at Output No TPM disabled
(Pin A4) (Addr: 0h; Bit: 12)
Demux/Non-Demux Mode Selected via NDM
Yes Not available N/A
Selection (Pin A5)
Selected via the Config Reg Master Mode,
AutoSync Not available N/A
(Addr: Eh) RCOut1/2 disabled
Selected via the Config Reg
DCLK Reset Not available N/A DCLK Reset disabled
(Addr: Eh; Bit: 0)
Selected via the TSE Bit
Time Stamp Not available N/A Time Stamp disabled
(Addr: 0h; Bit: 3)
Calibration
Selected via CAL Selected via the CAL Bit N/A
On-command Calibration Yes
(Pin D6) (Addr: 0h; Bit: 15) (CAL = 0)
Power-on Calibration Delay Selected via CalDly
Yes Not available N/A
Selection (Pin V4)
Selected via the Config Reg
Calibration Adjust Not available N/A t
CAL
(Addr: 4h)
Read/Write Calibration Selected via the SSC Bit R/W calibration values
Not available N/A
Settings (Addr: 4h; Bit: 7) disabled
Power-Down
Selected via PDI Selected via the PDI Bit
Power down I-channel Yes I-channel operational
(Pin U3) (Addr: 0h; Bit: 11)
Selected via PDQ Selected via the PDQ Bit
Power down Q-channel Yes Q-channel operational
(Pin V3) (Addr: 0h; Bit: 10)
6.3.1 Input Control and Adjust
There are several features and configurations for the input of the ADC12D1600/1000RF so that it may be
used in many different applications. This section covers AC/DC-coupled Mode, input full-scale range
adjust, input offset adjust, DES/Non-DES Mode, and sampling clock phase adjust.
6.3.1.1 AC/DC-coupled Mode
The analog inputs may be AC or DC-coupled. See AC/DC-Coupled Mode Pin (VCMO) for information on
how to select the desired mode and DC-coupled Input Signals and AC-coupled Input Signals for
applications information.
6.3.1.2 Input Full-Scale Range Adjust
The input full-scale range for the ADC12D1600/1000RF may be adjusted via Non-ECM or ECM. In Non-
ECM, a control pin selects a higher or lower value; see Full-Scale Input Range Pin (FSR). In ECM, the
input full-scale range may be adjusted with 15-bits of precision. See V
IN_FSR
in Converter Electrical
Characteristics Analog Input/Output and Reference Characteristics for electrical specification details. Note
that the higher and lower full-scale input range settings in Non-ECM correspond to the mid and min full-
scale input range settings in ECM. It is necessary to execute an on-command calibration following a
change of the input full-scale range. See Register Definitions for information about the registers.
6.3.1.3 Input Offset Adjust
The input offset adjust for the ADC12D1600/1000RF may be adjusted with 12-bits of precision plus sign
via ECM. See Register Definitions for information about the registers.
42 Functional Description Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ADC12D1000RF ADC12D1600RF