Datasheet

ManualsBrandsANALOG DEVICES ManualsData collecting ICsData acquisition IC - Digital potentiometer linear Permanent LFCSP 8 UD

Single-Channel, 128-/64-/32-Position, Up/Down, ±8%

Resistor Tolerance, Nonvolatile Digital Potentiometer

Data Sheet

AD5111/AD5113/AD5115

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700 www.analog.com

FEATURES

Nominal resistor tolerance error: ±8% maximum

Wiper current: ±6 mA

Rheostat mode temperature coefficient: 35 ppm/°C

Low power consumption: 2.5mA max @ 2.7 V and 125°C

Wide bandwidth: 4 MHz (5 kΩ option)

Power-on EEPROM refresh time < 50 μs

50-year typical data retention at 125°C

1 million write cycles

2.3 V to 5.5 V supply operation

Chip select enable multiple device operation

Wide operating temperature: −40°C to +125°C

Thin, 2 mm × 2 mm × 0.55 mm 8-lead LFCSP package

APPLICATIONS

Mechanical potentiometer replacement

Portable electronics level adjustment

Audio volume control

Low resolution DAC

LCD panel brightness and contrast control

Programmable voltage to current conversion

Programmable filters, delays, time constants

Feedback resistor programmable power supply

Sensor calibration

FUNCTIONAL BLOCK DIAGRAM

GND

RDAC

UP/DOWN

CONTROL

LOGIC

POWER-ON

RESET

U/D

CLK

EEPROM

DATA

AD5111/

AD5113/

AD5115

09654-001

Figure 1.

Table 1. ±8% Resistance Tolerance Family

Model Resistance (kΩ) Position Interface

AD5110 10, 80 128 I

AD5111 10, 80 128 Up/down

AD5112 5, 10, 80 64 I

AD5113 5, 10, 80 64 Up/down

AD5116 5, 10, 80 64 Push-button

AD5114 10, 80 32 I

AD5115 10, 80 32 Up/down

GENERAL DESCRIPTION

The AD5111/AD5113/AD5115 provide a nonvolatile solution

for 128-/64-/32-position adjustment applications, offering

guaranteed low resistor tolerance errors of ±8% and up to

±6 mA current density in the A, B, and W pins. The low resistor

tolerance, low nominal temperature coefficient, and high

bandwidth simplify open-loop applications, as well as tolerance

matching applications.

The new low wiper resistance feature minimizes the wiper

resistance in the extremes of the resistor array to only 45 Ω,

typical.

A simple 3-wire up/down interface allows manual switching

or high speed digital control with clock rates up to 50 MHz.

The AD5111/AD5113/AD5115 are available in a 2 mm × 2 mm

LFCSP package. The parts are guaranteed to operate over the

extended industrial temperature range of −40°C to +125°C.

Summary of content (24 pages)

PAGE 1
Single-Channel, 128-/64-/32-Position, Up/Down, ±8% Resistor Tolerance, Nonvolatile Digital Potentiometer Data Sheet AD5111/AD5113/AD5115 FEATURES FUNCTIONAL BLOCK DIAGRAM VDD AD5111/ AD5113/ AD5115 POWER-ON RESET A W CLK DATA EN CS EEPROM UP/DOWN CONTROL LOGIC B RDAC REGISTER DATA U/D 09654-001 Nominal resistor tolerance error: ±8% maximum Wiper current: ±6 mA Rheostat mode temperature coefficient: 35 ppm/°C Low power consumption: 2.5mA max @ 2.
PAGE 2
AD5111/AD5113/AD5115 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Test Circuits ..................................................................................... 17 Applications ....................................................................................... 1 Theory of Operation ...................................................................... 18 Functional Block Diagram .........................
PAGE 3
Data Sheet AD5111/AD5113/AD5115 SPECIFICATIONS ELECTRICAL CHARACTERISTICS—AD5111 10 kΩ and 80 kΩ versions: VDD = 2.3 V to 5.5 V, VA = VDD, VB = 0 V, −40°C < TA < +125°C, unless otherwise noted. Table 2.
PAGE 4
AD5111/AD5113/AD5115 Parameter DYNAMIC CHARACTERISTICS3, 10 Bandwidth Total Harmonic Distortion VW Settling Time Resistor Noise Density FLASH/EE MEMORY RELIABILITY3 Endurance11 Data Sheet Symbol Test Conditions/Comments BW Code = half scale, −3 dB RAB = 10 kΩ RAB = 80 kΩ VA = VDD/2 + 1 V rms, VB = VDD/ 2, f = 1 kHz, code = half scale RAB = 10 kΩ RAB = 80 kΩ VA = 5 V, VB = 0 V, ±0.
PAGE 5
Data Sheet AD5111/AD5113/AD5115 ELECTRICAL CHARACTERISTICS—AD5113 5 kΩ, 10 kΩ, and 80 kΩ versions: VDD = 2.3 V to 5.5 V, VA = VDD, VB = 0 V, −40°C < TA < +125°C, unless otherwise noted. Table 3.
PAGE 6
AD5111/AD5113/AD5115 Parameter DYNAMIC CHARACTERISTICS3, 10 Bandwidth Total Harmonic Distortion VW Settling Time Resistor Noise Density FLASH/EE MEMORY RELIABILITY3 Endurance11 Data Sheet Symbol Test Conditions/Comments BW Code = half scale, −3 dB RAB = 5 kΩ RAB = 10 kΩ RAB = 80 kΩ VA = VDD/2 + 1 V rms, VB = VDD/2, f = 1 kHz, code = half scale RAB = 5 kΩ RAB = 10 kΩ RAB = 80 kΩ VA = 5 V, VB = 0 V, ±0.
PAGE 7
Data Sheet AD5111/AD5113/AD5115 ELECTRICAL CHARACTERISTICS—AD5115 10 kΩ and 80 kΩ versions: VDD = 2.3 V to 5.5 V, VA = VDD, VB = 0 V, −40°C < TA < +125°C, unless otherwise noted. Table 4.
PAGE 8
AD5111/AD5113/AD5115 Parameter DYNAMIC CHARACTERISTICS3, 10 Bandwidth Total Harmonic Distortion VW Settling Time Resistor Noise Density FLASH/EE MEMORY RELIABILITY3 Endurance11 Data Sheet Symbol Test Conditions/Comments BW Code = half scale, −3 dB RAB = 10 kΩ RAB = 80 kΩ VA = VDD/2 + 1 V rms, VB = VDD/2, f = 1 kHz, code = half scale RAB = 10 kΩ RAB = 80 kΩ VA = 5 V, VB = 0 V, ±0.
PAGE 9
Data Sheet AD5111/AD5113/AD5115 INTERFACE TIMING SPECIFICATIONS VDD = 2.3 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted. Table 5. Parameter fCLK Test Conditions/Comments VDD ≥ 2.7 V VDD < 2.7 V t1 t2 t4 t5 t6 VDD ≥ 2.7 V VDD < 2.7 V t7 t8 VDD ≥ 2.7 V VDD < 2.
PAGE 10
AD5111/AD5113/AD5115 Data Sheet ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. Table 6.
PAGE 11
Data Sheet AD5111/AD5113/AD5115 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS A 2 W 3 B 4 AD5111/ AD5113/ AD5115 TOP VIEW (Not to Scale) 8 CS 7 U/D 6 CLK 5 GND NOTES 1. THE EXPOSED PAD IS INTERNALLY FLOATING. 09654-006 VDD 1 Figure 5. Pin Configuration Table 8. Pin Function Descriptions Pin No. 1 2 3 4 5 6 Mnemonic VDD A W B GND CLK 7 8 U/D CS EPAD Description Positive Power Supply. Decouple this pin with 0.1 µF ceramic capacitors and 10 µF capacitors. Terminal A of RDAC. GND ≤ VA ≤ VDD.
PAGE 12
AD5111/AD5113/AD5115 Data Sheet TYPICAL PERFORMANCE CHARACTERISTICS 0.10 10kΩ, 10kΩ, 10kΩ, 80kΩ, 80kΩ, 80kΩ, 0.08 10kΩ, –40°C 10kΩ, +25°C 10kΩ, +125°C 80kΩ, –40°C 80kΩ, +25°C 80kΩ, +125°C 0.01 0 –0.01 0.04 R-DNL (LSB) R-INL (LSB) 0.06 0.02 –40°C +25°C +125°C –40°C +25°C +125°C 0.02 0 –0.02 –0.03 –0.04 –0.02 119 127 112 98 105 91 84 77 70 63 56 49 42 35 28 21 14 0 CODE (Decimal) Figure 6. R-INL vs.
PAGE 13
Data Sheet AD5111/AD5113/AD5115 0.08 10kΩ, 10kΩ, 10kΩ, 80kΩ, 80kΩ, 80kΩ, 0.06 0.04 0.02 –40°C +25°C +125°C –40°C +25°C +125°C 0.01 0 –0.01 DNL (LSB) 0 –0.02 –0.02 –0.03 –0.04 –0.04 –0.05 0.02 5kΩ, –40°C 5kΩ, +25°C 5kΩ, +125°C 10kΩ, –40°C 10kΩ, +25°C 10kΩ, +125°C 80kΩ, –40°C 80kΩ, +25°C 80kΩ, +125°C –0.05 09654-014 119 127 112 98 105 91 77 70 63 56 42 84 80kΩ, +125°C 0 3 6 9 12 15 18 21 24 27 30 33 36 39 42 45 48 51 54 57 60 63 CODE (Decimal) Figure 13. INL vs.
PAGE 14
AD5111/AD5113/AD5115 800 Data Sheet 1.2 VDD = 2.3V VDD = 3.3V VDD = 5V 700 VDD = 5V VDD = 3.3V VDD = 2.3V TA = 25°C 1.0 SUPPLY CURRENT (mA) SUPPLY CURRENT (nA) 600 500 400 300 200 0.8 0.6 0.4 100 0.2 –25 –10 5 35 65 20 50 TEMPERATURE (°C) 80 95 110 125 0 0.05 09654-019 –100 –40 2.45 3.05 3.65 200 4.25 4.
PAGE 15
Data Sheet AD5111/AD5113/AD5115 0 80 0x40 (0x20) [0x10] 60 0x04 (0x02) [0x01] –30 0x02 (0x01) [0x00] –40 0x01 (0x00) –50 40 30 20 1M FREQUENCY (Hz) 0 09654-025 AD5111 (AD5113) [AD5115] –80 10k 100k 10 5 150 –10 –20 –30 –40 –50 –60 RAB = 10kΩ FULL SCALE HALF SCALE QUARTER SCALE 1M 10M FREQUENCY (Hz) –20 5.5V 5V 3.3V 2.7V 2.3V 90 60 30 0 1 2 3 VDD (V) 4 0 5 6 5kΩ 10kΩ 80kΩ VDD = 5V VA = 2.5V + VIN –10 VB = 2.
PAGE 16
AD5111/AD5113/AD5115 Data Sheet 0.35 100 0.30 VDD = 5V VA = VDD VB = GND 80 5kΩ 10kΩ 80kΩ 40 0.20 60 VOLTAGE ( µV) 0.15 0.10 0.05 20 0 –20 –40 –60 0 –100 3 5 TIME (µs) 7 9 –120 0 0.5 CUMULATIVE PROBABILITY 0.6 0.0010 0.4 0.0005 300 400 500 –30 –40 –70 09654-050 200 5kΩ 10kΩ 80kΩ –60 0 600 RESISTOR DRIFT (ppm) 1k Figure 31. Resistor Lifetime Drift 10k 1M FREQUENCY (Hz) 10M Figure 34. Shutdown Isolation vs.
PAGE 17
Data Sheet AD5111/AD5113/AD5115 TEST CIRCUITS Figure 36 to Figure 41 define the test conditions used in the Specifications section. NC IW VA B B 09654-037 W VIN W B DUT B OFFSET GND VMS GND VDD DUT A GND TO VDD NC = NO CONNECT GND 09654-039 – 0.1V VDD ICM W + IWB –15V GND VDD B VOUT Figure 40. Gain and Phase vs. Frequency 0.1V RW = IWB DUT A W AD8652 2.5V Figure 37.
PAGE 18
AD5111/AD5113/AD5115 Data Sheet THEORY OF OPERATION The AD5111/AD5113/AD5115 digital programmable resistors are designed to operate as true variable resistors for analog signals within the terminal voltage range of GND < VTERM < VDD. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. The RDAC register can be programmed with any position setting using the up/down interface.
PAGE 19
Data Sheet AD5111/AD5113/AD5115 RDAC ARCHITECTURE PROGRAMMING THE VARIABLE RESISTOR To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5111/AD5113/AD5115 employ a two-stage segmentation approach as shown in Figure 42. The AD5111/AD5113/AD5115 wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from VDD.
PAGE 20
AD5111/AD5113/AD5115 Data Sheet AD5111: RAW = RAB + RW 128 − D RAW (D ) = × RAB + RW 128 RAW = RTS PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation The digital potentiometer easily generates a voltage divider at W-to-B and W-to-A that is proportional to the input voltage at A-to-B, as shown in Figure 44. Unlike the polarity of VDD to GND, which must be positive, current across A-to-B, W-to-A, and W-to-B can be in either direction.
PAGE 21
Data Sheet AD5111/AD5113/AD5115 LAYOUT AND POWER SUPPLY BIASING Because of the ESD protection diodes that limit the voltage compliance at the A, B, and W terminals (see Figure 45), it is important to power on VDD before applying any voltage to the A, B, and W terminals. Otherwise, the diodes are forwardbiased such that VDD is powered on unintentionally and can affect other parts of the circuit. Similarly, VDD should be powered down last.
PAGE 22
AD5111/AD5113/AD5115 Data Sheet OUTLINE DIMENSIONS 1.70 1.60 1.50 2.00 BSC SQ 0.50 BSC 8 5 PIN 1 INDEX AREA 1.10 1.00 0.90 EXPOSED PAD 0.425 0.350 0.275 4 TOP VIEW SEATING PLANE 0.05 MAX 0.02 NOM 0.30 0.25 0.20 1 BOTTOM VIEW PIN 1 INDICATOR (R 0.15) FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. 07-11-2011-B 0.60 0.55 0.50 0.175 REF 0.20 REF Figure 47.
PAGE 23
Data Sheet AD5111/AD5113/AD5115 NOTES Rev.
PAGE 24
AD5111/AD5113/AD5115 Data Sheet NOTES ©2011–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09654-0-4/12(A) Rev.