Datasheet

UG-290 Evaluation Board User Guide
Rev. 0 | Page 8 of 28
09910-011
Figure 11. SPI Controller, Customer Tab
4. Click the Run button in the VisualAnalog toolbar (see
Figure 12).
09910-012
Figure 12. Run Button (Encircled in Red) in the VisualAnalog Toolbar,
Collapsed Display
Adjusting the Amplitude of the Input Signal
The next step is to adjust the amplitude of the input signal as
follows:
1. Adjust the amplitude of the input signal so that the
fundamental is at the desired level. Examine the Fund Power
reading in the left panel of the VisualAnalog Graph - AD9434
Average FFT window (see Figure 13).
09910-013
Figure 13. Graph Window of VisualAnalog
2. Click the disk icon within the Graph window to save the
performance plot data as a .csv formatted file. See Figure 14
for an example.
–120
–100
–80
–60
–40
–20
0
0 20 40 60 80 100 120 140 160 180
AMPLITUDE (dBFS)
FREQUENCY (MHz)
500MSPS
30.3MHz AT –1.0dBFS
SNR: 65.0dB
ENOB: 10.7 BITS
200 220 240
SFDR: 85dBc
09910-014
Figure 14. Typical FFT, AD9434
Troubleshooting Tips
If the FFT plot appears abnormal, do the following:
1. If you see a normal noise floor when you disconnect the
signal generator from the analog input, be sure you are not
overdriving the ADC. Reduce the input level, if necessary.
2. In VisualAnalog, click the Settings button in the Input
Formatter block. Check that Number Format is set to the
correct encoding (offset binary by default). Repeat for the
other channel.
If the FFT appears normal but the performance is poor, do the
following:
1. Make sure an appropriate filter is used on the analog input.
2. Make sure the signal generators for the clock and the analog
input are clean (low phase noise).
3. Change the analog input frequency slightly if noncoherent
sampling is being used.
4. Make sure the SPI configuration file matches the product
being evaluated.
If the FFT window remains blank after Run is clicked, do the
following:
1. Make sure the evaluation board is securely connected to
the HSC-ADC-EVALCZ board.
2. Make sure the FPGA has been programmed by verifying
that DONE LED is illuminated on the HSC-ADC-
EVALCZ board. If this LED is not illuminated, make sure
the U4 switch on the board is in the correct position for
USB CONFIG.
3. Make sure the correct FPGA program was installed by
selecting the Settings button in the ADC Data Capture
block in VisualAnalog. Then select the FPGA tab and
verify that the proper FPGA bin file is selected for the part.
If VisualAnalog indicates that the FIFO capture timed out,
1. Make sure all power and USB connections are secure.
2. Confirm that a clock signal is present at the ADC sampling
rate.