Manualshelf

Datasheet

ManualsBrandsANALOG DEVICES ManualsDev KitsPCB design board
11121314151617181920
AD9608
Rev. 0 | Page 14 of 40
Pin No. Mnemonic Type Description
Digital Outputs
18 D0+ (LSB) Output Channel A/Channel B LVDS Output Data 0—True.
17 D0− (LSB) Output Channel A/Channel B LVDS Output Data 0—Complement.
21 D1+ Output Channel A/Channel B LVDS Output Data 1—True.
20 D1− Output Channel A/Channel B LVDS Output Data 1—Complement.
23 D2+ Output Channel A/Channel B LVDS Output Data 2 —True.
22 D2− Output Channel A/Channel B LVDS Output Data 2—Complement.
27 D3+ Output Channel A/Channel B LVDS Output Data 3—True.
26 D3− Output Channel A/Channel B LVDS Output Data 3—Complement.
30 D4+ Output Channel A/Channel B LVDS Output Data 4—True.
29 D4− Output Channel A/Channel B LVDS Output Data 4—Complement.
32 D5+ Output Channel A/Channel B LVDS Output Data 5—True.
31 D5− Output Channel A/Channel B LVDS Output Data 5—Complement.
34 D6+ Output Channel A/Channel B LVDS Output Data 6—True.
33 D6− Output Channel A/Channel B LVDS Output Data 6—Complement.
36 D7+ Output Channel A/Channel B LVDS Output Data 7—True.
35 D7− Output Channel A/Channel B LVDS Output Data 7—Complement.
39 D8+ Output Channel A/Channel B LVDS Output Data 8—True.
38 D8− Output Channel A/Channel B LVDS Output Data 8—Complement.
41 D9+ (MSB) Output Channel A/Channel B LVDS Output Data 9—True.
40 D9− (MSB) Output Channel A/Channel B LVDS Output Data 9—Complement.
43 OR+ Output Channel A/Channel B LVDS Overrange Output—True.
42 OR− Output Channel A/Channel B LVDS Overrange Output—Complement.
25 DCO+ Output Channel A/Channel B LVDS Data Clock Output—True.
24 DCO− Output Channel A/Channel B LVDS Data Clock Output—Complement.
SPI Control
45 SCLK/DFS Input SPI Serial Clock/Data Format Select Pin in External Pin Mode.
44 SDIO/DCS Input/Output SPI Serial Data I/O/Duty Cycle Stabilizer Pin in External Pin Mode.
46 CSB Input SPI Chip Select (Active Low).
ADC Configuration
47 OEB Input Output Enable Input (Active Low). Pin must be enabled via SPI.
48 PDWN Input
Power-Down Input in External Pin Mode. In SPI mode, this input can be configured as
power-down or standby.