Datasheet

ManualsBrandsANALOG DEVICES ManualsDev KitsPCB design board

Quick Start Guide for testing the

AD9613 Analog-to-Digital Converter (ADC) Customer

Evaluation Board Using the FPGA based Capture

Board HSC-ADC-EVALCZ

Figure 1: AD9613 Evaluation Board with HSC-ADC_EVALCZ Data Capture Board

Equipment Needed

► Analog signal source and anti-aliasing filter

► Analog Clock Source

► PC

► USB 2.0 port recommended (USB 1.1-compatible)

► AD9613 evaluation board

► HSC-ADC-EVALCZ FPGA Based Data Capture Board

Documents Needed

► AD9613 Datasheet

► VisualAnalog Converter Evaluation Tool User Manual, AN-905

► High Speed ADC SPI Control Software User Manual, AN-878

► Interfacing to High Speed ADCs via SPI, AN-877

Software Needed

► VisualAnalog

► SPIController

All documents and software are available at http://www.analog.com/fifo

For any questions please send an email to highspeed.converters@analog.com

Summary of content (4 pages)

PAGE 1
Quick Start Guide for testing the AD9613 Analog-to-Digital Converter (ADC) Customer Evaluation Board Using the FPGA based Capture Board HSC-ADC-EVALCZ Figure 1: AD9613 Evaluation Board with HSC-ADC_EVALCZ Data Capture Board Equipment Needed ► Analog signal source and anti-aliasing filter ► Analog Clock Source ► PC ► USB 2.0 port recommended (USB 1.
PAGE 2
Testing 1. Connect the AD9613 evaluation board and the HSC-ADC-EVALCZ board together as shown in Figure 1. 2. Connect one 6V, 2A switching power supply (such as the CUI EPS060250UH-PHP-SZ supplied) to the AD9613 board. 3. Make sure a jumper is installed on header J9 at the 2.5V position on the HSC-ADCEVALCZ evaluation board to set the FPGA I/O voltage to 2.5V. Connect one 6V, 2A switching power supply (such as the CUI EPS060250UH-PHP-SZ supplied) to the HSCADC-EVALCZ board. 4.
PAGE 3
additional delay on DCO pin’. These settings align the output timing with the input timing on the capture FPGA. 12. Click the Run button ( ) in VisualAnalog. 13. Adjust the amplitude of the input signal so that the fundamental is at the desired level. (Examine the “Fund Power” reading in the left panel of the VisualAnalog FFT window.) 14. If desired, click on File>Save Form as in the FFT window to save the FFT plot.
PAGE 4
Troubleshooting ► The FFT plot appears abnormal...  If you see a normal noise floor when you disconnect the signal generator from the analog input, be sure you are not overdriving the ADC. Reduce input level if necessary.  In VisualAnalog, Click on the Settings button in the “Input Formatter” block. Check that “Number Format” is set to the correct encoding (2’s compliment by default). ► The FFT plot appears normal, but performance is poor.