Datasheet

ADE5166/ADE5169/ADE5566/ADE5569 Data Sheet
Rev. D | Page 26 of 156
SPECIAL FUNCTION REGISTER (SFR) MAPPING
Table 15. SFR Mapping
Mnemonic Address Description
INTPR 0xFF Interrupt pins configuration SFR
(see Table 17).
SCRATCH4 0xFE Scratch Pad 4 (see Table 25).
SCRATCH3 0xFD Scratch Pad 3 (see Table 24).
SCRATCH2 0xFC Scratch Pad 2 (see Table 23).
SCRATCH1 0xFB Scratch Pad 1 (see Table 22).
BAT VTH 0xFA Battery detection threshold
(see Table 53).
STRBPER 0xF9 Peripheral ADC strobe period
(see Table 50).
IPSMF 0xF8 Power management interrupt flag
(see Table 18).
TEMPCAL
0xF7
RTC temperature compensation
(see Table 133).
RTCCOMP 0xF6 RTC nominal compensation
(see Table 132).
BATPR 0xF5 Battery switchover configuration
(see Table 19).
PERIPH 0xF4 Peripheral configuration
(see Table 20).
DIFFPROG 0xF3 Temperature and supply delta
(see Table 51).
B 0xF0 Auxiliary math (see Table 57).
VDCINADC 0xEF V
DCIN
ADC value (see Table 54).
SBAUD2 0xEE Enhanced Serial Baud Rate Control 2
(see Table 148).
LCDSEGE2 0xED LCD Segment Enable 2 (see Table 101).
IPSME 0xEC Power management interrupt enable
(see Table 21).
SBUF2 0xEB Serial Port 2 buffer (see Table 147).
SPISTAT 0xEA SPI interrupt status (see Table 155).
SPI2CSTAT 0xEA I
2
C interrupt status (see Table 159).
SPIMOD2 0xE9 SPI Configuration SFR 2 (see Table 154).
I2CADR 0xE9 I
2
C slave address (see Table 158).
SPIMOD1 0xE8 SPI Configuration SFR 1 (see Table 153).
I2CMOD
0xE8
I
2
C mode (see Table 157).
WAV2H 0xE7 Selection 2 sample MSB (see Table 31).
WAV2M 0xE6 Selection 2 sample middle byte
(see Table 31).
WAV2L 0xE5 Selection 2 sample LSB (see Table 31).
WAV1H 0xE4 Selection 1 sample MSB (see Table 31).
WAV1M 0xE3 Selection 1 sample middle byte
(see Table 31).
WAV1L 0xE2 Selection 1 sample LSB (see Table 31).
SCON2 0xE1 Serial Communications Control 2
(see Table 146).
ACC 0xE0 Accumulator (see Table 57).
BATADC 0xDF Battery ADC value (see Table 55).
MIRQSTH 0xDE Interrupt Status 3 (see Table 43).
MIRQSTM 0xDD Interrupt Status 2 (see Table 42).
MIRQSTL 0xDC Interrupt Status 1 (see Table 41).
MIRQENH 0xDB Interrupt Enable 3 (see Table 46).
MIRQENM 0xDA Interrupt Enable 2 (see Table 45).
Mnemonic Address Description
MIRQENL 0xD9 Interrupt Enable 1 (see Table 44).
ADCGO
0xD8
Start ADC measurement (see Table 52).
TEMPADC 0xD7 Temperature ADC value (see Table 56).
IRMSH 0xD6 I
rms
measurement MSB (see Table 31).
IRMSM 0xD5 I
rms
measurement middle byte
(see Table 31).
IRMSL 0xD4 I
rms
measurement LSB (see Table 31).
VRMSH
0xD3
V
rms
measurement MSB (see Table 31).
VRMSM 0xD2 V
rms
measurement middle byte
(see Table 31).
VRMSL 0xD1 V
rms
measurement LSB (see Table 31).
PSW 0xD0 Program status word (see Table 58).
TH2 0xCD Timer 2 high byte (see Table 120).
TL2 0xCC Timer 2 low byte (see Table 121).
RCAP2H 0xCB Timer 2 reload/capture high byte
(see Table 122).
RCAP2L 0xCA Timer 2 reload/capture low byte
(see Table 123).
T2CON 0xC8 Timer/Counter 2 control (see Table 115).
EADRH 0xC7 Flash high byte address (see Table 110).
EADRL 0xC6 Flash low byte address (see Table 109).
POWCON 0xC5 Power control (see Table 26).
KYREG 0xC1 Key (see Table 126).
WDCON 0xC0 Watchdog timer (see Table 88).
STCON
0xBF
Stack boundary (see Table 65).
EDATA 0xBC Flash data (see Table 108).
PROTKY 0xBB Flash protection key (see Table 107).
FLSHKY 0xBA Flash key (see Table 106).
ECON 0xB9 Flash control (see Table 105).
IP
0xB8
Interrupt priority (see Table 82).
SPH 0xB7 Stack pointer high (see Table 64).
PINMAP2 0xB4 Port 2 weak pull-up enable
(see Table 164).
PINMAP1 0xB3 Port 1 weak pull-up enable
(see Table 163).
PINMAP0 0xB2 Port 0 weak pull-up enable
(see Table 162).
LCDCONY 0xB1 LCD Configuration Y (see Table 94).
CFG 0xAF Configuration (see Table 66).
LCDDAT 0xAE LCD data (see Table 100).
LCDPTR 0xAC LCD pointer (see Table 99).
IEIP2 0xA9 Interrupt Enable and Priority 2
(see Table 83).
IE 0xA8 Interrupt enable (see Table 81).
DPCON 0xA7 Data pointer control (see Table 79).
RTCDAT 0xA4 RTC pointer data (see Table 131).
RTCPTR 0xA3 RTC pointer address (see Table 130).
TIMECON2 0xA2 RTC Configuration 2 (see Table 129).
TIMECON 0xA1 RTC configuration (see Table 128).
P2 0xA0 Port 2 (see Table 167).
EPCFG 0x9F Extended port configuration
(see Table 161).