Datasheet

ADE7854/ADE7858/ADE7868/ADE7878 Data Sheet
Rev. G | Page 78 of 100
Table 26. Values Written to the CF1DEN, CF2DEN, CF3DEN, SAGLVL, and ZXTOUT Registers May Not Be Immediately Used By
ADE7854, ADE7858, ADE7868, ADE7878 [er002, Version = 2 Silicon]
Background
Usually, the CF1DEN, CF2DEN, CF3DEN, SAGLVL, and ZXTOUT registers initialize immediately after power-up or after a
hardware/software reset. After the RUN register is set to 1, the energy-to-frequency converter (for CF1DEN, CF2DEN, and CF3DEN), the
phase voltage sag detector (for SAGLVL), and the zero-crossing timeout circuit (for ZXTOUT) use these values immediately.
Issue
After the CF1DEN register is initialized with a new value after power-up or a hardware/software reset, the new value may be
delayed and, therefore, not immediately available for use by the energy-to-frequency converter. It is, however, used by the
converter after the first high-to-low transition is triggered at t the CF1 pin using the CF1DEN default value (0x0).
CF2DEN and CF3DEN registers present similar behavior at the CF2 and CF3 pins, respectively. CF1DEN, CF2DEN and CF3DEN
above behavior has been corrected in Version = 4 silicon.
After the SAGLVL register is initialized with a new value after power-up or a hardware or software reset, the new value may be
delayed and not available for immediate use by the phase voltage sag detector. However, it is used by the detector after at least
one phase voltage rises above 10% of the full-scale input at the phase voltage ADCs.
After the ZXTOUT register is initialized with a new value after power-up or a hardware or software reset, the new value may be
delayed and not available for immediate use by the zero-crossing timeout circuit. However, the circuit does use the new value
after at least one phase voltage rises above 10% of the full-scale input at the phase voltage ADCs.
Workaround
If the behavior outlined in the Issue row does not conflict with the meter specification, then the new values of the CF1DEN,
CF2DEN, CF3DEN, SAGLVL, and ZXTOUT registers may be written one time only.
If the behavior is not acceptable, write the new value into the CF1DEN, CF2DEN, and CF3DEN registers eight consecutive times.
This ensures the probability of the new value not being considered immediately by the energy-to-frequency converter becomes
lower than 0.2 ppm.
Usually, at least one of the phase voltages is greater than 10% of full scale after power-up or after a hardware/software reset. If
this cannot be guaranteed, then the SAGLVL and ZXTOUT registers should also be written eight consecutive times to reduce the
probability of not being considered immediately by the phase voltage sag detector and zero-crossing timeout circuit.
Related Issues
None.
Table 27. The Read-Only RMS Registers May Show the Wrong Value [er003, Version = 2 Silicon]
Background
The read-only rms registers (AVRMS, BVRMS, CVRMS, AIRMS, BIRMS, CIRMS, and NIRMS) can be read without restrictions at
any time.
Issue
The fixed function DSP of ADE7854, ADE7858, ADE7868, and ADE7878 computes all the powers and rms values in a loop
with a period of 125 µs (8 kHz frequency). If two rms registers are accessed (read) consecutively, the value of the second
register may be corrupted. Consequently, the apparent power computed during that 125 µs cycle is also corrupted. The
rms calculation recovers in the next 125 µs cycle, and all the rms and apparent power values compute correctly.
The issue appears independent of the communication type, SPI or I
2
C, when the time between the start of two
consecutive rms readings is lower than 265 µs. The issue affects only the rms registers; all of the other registers of
ADE7854, ADE7858, ADE7868, and ADE7878 can be accessed without any restrictions.
Workaround
The rms registers can be read one at a time with at least 265 µs between the start of the readings. DREADY interrupt at the
IRQ0
pin can be used to time one rms register reading every three consecutive DREADY interrupts. This ensures 375 µs
between the start of the rms readings.
Alternatively, the rms registers can be read interleaved with readings of other registers that are not affected by this
restriction as long as the time between the start of two consecutive rms register readings is 265 μs.
Related Issues
None.
Table 28. To Obtain Best Accuracy Performance, Internal Setting Must Be Changed [er004, Version = 2 Silicon]
Background
Internal default settings provide best accuracy performance for ADE7854, ADE7858, ADE7868, and ADE7878.
Issue
It was found that if a different setting is used, the accuracy performance can be improved.
Workaround
To enable a new setting for this internal register, execute two consecutive 8-bit register write operations:
The first write operation: 0xAD is written to Address 0xE7FE.
The second write operation: 0x01 is written to Address 0xE7E2.
The write operations must be executed consecutively without any other read/write operation in between. As a
verification that the value was captured correctly, a simple 8-bit read of Address 0xE7E2 should show the 0x01 value.
Related Issues
None.