Datasheet

Data Sheet ADE7854/ADE7858/ADE7868/ADE7878
Rev. G | Page 85 of 100
Address
Register
Name R/W
1
Bit
Length
Bit Length
During
Communication
2
Type
3
Default
Value
4
Description
0xE705 CFCYC R/W 8 8 U 0x01
Number of CF pulses between two
consecutive energy latches. See the
Synchronizing Energy Registers with
CFx Outputs section.
0xE706 HSDC_CFG R/W 8 8 U 0x00 HSDC configuration register. See Table 53.
0xE707 Version R 8 8 U Version of die.
0xEBFF
Reserved
8
8
This address can be used in manipulating
the SS/HSA pin when SPI is chosen as
the active port. See the Serial Interfaces
section for details.
0xEC00 LPOILVL R/W 8 8 U 0x07
Overcurrent threshold used during
PSM2 mode (ADE7868 and ADE7878
only). See Table 54 in which the register
is detailed.
0xEC01 CONFIG2 R/W 8 8 U 0x00
Configuration register used during
PSM1 mode. See Table 55.
1
R is read, and W is write.
2
32 ZP = 24- or 20-bit signed or unsigned register that is transmitted as a 32-bit word with 8 or 12 MSBs, respectively, padded with 0s. 32 SE = 24-bit signed register that
is transmitted as a 32-bit word sign extended to 32 bits. 16 ZP = 10-bit unsigned register that is transmitted as a 16-bit word with six MSBs padded with 0s.
3
U is unsigned register, and S is signed register in twos complement format.
4
N/A is not applicable.
Table 34. HPFDIS Register (Address 0x43B6)
Bit
Location
Default
Value Description
23:0 00000000
When HPFDIS = 0x00000000, then all high-pass filters in voltage and current channels are enabled. When the
register is set to any nonzero value, all high-pass filters are disabled.
Table 35. IPEAK Register (Address 0xE500)
Bit Location Bit Mnemonic Default Value Description
23:0 IPEAKVAL[23:0] 0 These bits contain the peak value determined in the current channel.
24 IPPHASE[0] 0 When this bit is set to 1, Phase A current generated IPEAKVAL[23:0] value.
25 IPPHASE[1] 0 When this bit is set to 1, Phase B current generated IPEAKVAL[23:0] value.
26 IPPHASE[2] 0 When this bit is set to 1, Phase C current generated IPEAKVAL[23:0] value.
31:27 00000 These bits are always 0.
Table 36. VPEAK Register (Address 0xE501)
Bit Location Bit Mnemonic Default Value Description
23:0 VPEAKVAL[23:0] 0 These bits contain the peak value determined in the voltage channel.
24 VPPHASE[0] 0 When this bit is set to 1, Phase A voltage generated VPEAKVAL[23:0] value.
25 VPPHASE[1] 0 When this bit is set to 1, Phase B voltage generated VPEAKVAL[23:0] value.
26 VPPHASE[2] 0 When this bit is set to 1, Phase C voltage generated VPEAKVAL[23:0] value.
31:27 00000 These bits are always 0.
Table 37. STATUS0 Register (Address 0xE502)
Bit
Location
Bit Mnemonic Default Value Description
0 AEHF 0
When this bit is set to 1, it indicates that Bit 30 of any one of the total active energy
registers (AWAT THR, BWAT THR, or CWATTHR) has changed.
1 FAEHF 0
When this bit is set to 1, it indicates that Bit 30 of any one of the fundamental active
energy registers, FWATTHR, BFWATTHR, or CFWATTHR, has changed. This bit is always 0
for ADE7854, ADE7858, and ADE7868.
2 REHF 0
When this bit is set to 1, it indicates that Bit 30 of any one of the total reactive energy
registers (AVARHR, BVARHR, or CVARHR) has changed.
This bit is always 0 for ADE7854.