Datasheet

ManualsBrandsANALOG DEVICES ManualsInterface ICsInterface IC - multiplexers PLCC 28

MOS 8-/16-Channel

High Performance Analog Multiplexers

ADG406/ADG407/ADG426

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700 www.analog.com

FEATURES

44 V supply maximum ratings

to V

analog signal range

Low on resistance (80 Ω maximum)

Low power

Fast switching

< 160 ns

OFF

< 150 ns

Break-before-make switching action

APPLICATIONS

Audio and video routing

Automatic test equipment

Data acquisition systems

Battery powered systems

Sample hold systems

Communication systems

Avionics

PRODUCT HIGHLIGHTS

1. Extended Signal Range.

2. The ADG406/ADG407/ADG426 are fabricated on an

enhanced LC

MOS process giving an increased signal

range which extends to the supply rails.

3. Low Power Dissipation.

4. Low R

5. Single/Dual Supply Operation.

6. Single Supply Operation.

7. For applications where the analog signal is unipolar, the

ADG406/ADG407/ADG426 can be operated from a single

rail power supply. The parts are fully specified with a single

+12 V power supply and remain functional with single

supplies as low as +5 V.

FUNCTIONAL BLOCK DIAGRAMS

00026-001

S16

ADG406

A1 A2 EN

1 OF 16

DECODER

Figure 1.

00026-002

S1A

S8B

ADG407

S8A

S1B

ENA0 A1 A2

1 OF 8

DECODER

Figure 2.

00026-003

S16

ADG426

A1 A2 EN

DECODER/

LATCHES

Figure 3.

Summary of content (20 pages)

PAGE 1
LC2MOS 8-/16-Channel High Performance Analog Multiplexers ADG406/ADG407/ADG426 FUNCTIONAL BLOCK DIAGRAMS ADG406 S1 D S16 APPLICATIONS Audio and video routing Automatic test equipment Data acquisition systems Battery powered systems Sample hold systems Communication systems Avionics PRODUCT HIGHLIGHTS 1. 2. 3. 4. 5. 6. 7. Extended Signal Range. The ADG406/ADG407/ADG426 are fabricated on an enhanced LC2MOS process giving an increased signal range which extends to the supply rails. Low Power Dissipation.
PAGE 2
ADG406/ADG407/ADG426 TABLE OF CONTENTS Features .............................................................................................. 1 ADG426 Timing Diagrams..........................................................7 Applications ....................................................................................... 1 Absolute Maximum Ratings ............................................................8 Product Highlights ........................................................................
PAGE 3
ADG406/ADG407/ADG426 GENERAL DESCRIPTION The ADG406, ADG407, and ADG426 are monolithic CMOS analog multiplexers. The ADG406 and ADG426 switch one of sixteen inputs to a common output as determined by the 4-bit binary address lines: A0, A1, A2, and A3. The ADG426 has on-chip address and control latches that facilitate microprocessor interfacing. The ADG407 switches one of eight differential inputs to a common differential output as determined by the 3-bit binary address lines A0, A1 and A2.
PAGE 4
ADG406/ADG407/ADG426 SPECIFICATIONS DUAL SUPPLY VDD = +15 V ± 10%, VSS = −15 V ± 10%, GND = 0 V, unless otherwise noted. Table 1.
PAGE 5
ADG406/ADG407/ADG426 Parameter 1 POWER REQUIREMENTS IDD +25°C ISS IDD 100 200 ISS 1 2 −40°C to +85°C Unit 1 5 1 5 μA typ μA max μA typ μA max μA typ μA max μA typ μA max 500 1 5 Temperature ranges is −40°C to +85°C. Guaranteed by design, not subject to production test. Rev. B | Page 5 of 20 Test Conditions/Comments VDD = +16.5 V, VSS = −16.5 V VIN = 0 V, VEN = 0 V VIN = 0 V, VEN = 2.
PAGE 6
ADG406/ADG407/ADG426 SINGLE SUPPLY VDD = +12 V ± 10%, VSS = 0 V, GND = 0 V, unless otherwise noted. Table 2.
PAGE 7
ADG406/ADG407/ADG426 ADG426 TIMING DIAGRAMS 3V 3V 0V A0, A1, A2, (A3) EN 0V 50% 0V tW tS 3V RS 50% tH 2V 0.8V 50% tW tOFF (RS) SWITCH OUTPUT 0.8V0 0V Figure 4. Timing Sequence for Latching the Switch Address and Enable Inputs Figure 4 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while WR is held low, the latches are transparent and the switches respond to the address and enable inputs.
PAGE 8
ADG406/ADG407/ADG426 ABSOLUTE MAXIMUM RATINGS TA = 25°C unless otherwise noted. Table 3.
PAGE 9
ADG406/ADG407/ADG426 S11 9 20 S2 S10 10 19 S1 S9 11 18 EN GND 12 17 A0 NC 13 16 A1 A3 14 15 A2 NC = NO CONNECT VDD D VSS S8 28 27 26 PIN 1 INDENTFIER S15 5 S14 6 S13 7 ADG406 23 S5 S12 8 TOP VIEW (Not to scale) 22 S4 S11 9 25 S7 24 S6 21 S3 S10 10 20 S2 S9 11 19 S1 12 13 14 15 16 17 18 00026-005 S13 7 1 EN S12 8 23 S5 TOP VIEW (Not to Scale) 22 S4 21 S3 S14 6 2 A0 24 S6 3 GND ADG406 00026-004 S15 5 4 A1 25 S7 NC S16 4 A2 26 S8 A3
PAGE 10
S3B 9 20 S2A S2B 10 19 S1A S1B 11 18 EN GND 12 17 A0 NC 13 16 A1 NC 14 15 A2 NC = NO CONNECT VDD DA VSS S8A 28 27 26 S5B 7 S4B 8 S3B 9 25 S7A 24 S6A ADG407 23 S5A TOP VIEW (Not to scale) 22 S4A 21 S3A S2B 10 20 S2A S1B 11 19 S1A 12 00026-006 S5B 7 1 13 14 15 16 17 18 EN S4B 8 23 S5A TOP VIEW (Not to Scale) 22 S4A 21 S3A S6B 6 S6B 6 2 PIN 1 INDENTFIER 00026-007 24 S6A 3 A0 ADG407 4 GND S7B 5 S7B 5 A1 25 S7A DB S8B 4 A2 26 S8A NC 27 VSS
PAGE 11
ADG406/ADG407/ADG426 VDD 1 28 D NC 2 27 VSS RS 3 26 S8 S16 4 25 S7 S14 6 S13 7 S12 8 ADG426 TOP VIEW (Not to Scale) 24 S6 23 S5 22 S4 21 S3 S11 9 20 S2 S10 10 19 S1 S9 11 18 EN GND 12 17 A0 WR 13 16 A1 A3 14 15 A2 NC = NO CONNECT 00026-008 S15 5 Figure 10. 28-Lead PDIP/SSOP Table 8. Pin Function Descriptions Pin No. 1 2 3 Mnemonic VDD NC RS 4 to 11 12 13 S16 to S9 GND WR 14 to 17 18 A3 to A0 EN 19 to 26 27 28 S1 to S8 VSS D Description Most Positive Power Supply Potential.
PAGE 12
ADG406/ADG407/ADG426 TYPICAL PERFORMANCE CHARACTERISTICS 150 400 TA = 25°C TA = 25°C VDD = +5V VSS = –5V 90 VDD = +5V VSS = 0V 300 250 VDD = +10V VSS = –10V RON (Ω) RON (Ω) 120 350 60 200 VDD = +10V VSS = 0V 150 VDD = +12V VSS = 0V VDD = +15V VSS = –15V 0 –15 –10 VDD = +12V VSS = –12V –5 0 5 10 50 00026-011 30 VDD = +15V VSS = 0V 0 15 00026-014 100 0 2.5 5.0 VD (VS) (V) 7.5 10 Figure 11. RON as a Function of VD (VS): Dual Supplies 15 Figure 14.
PAGE 13
ADG406/ADG407/ADG426 100 100 VDD = +15V VSS = –15V VDD = +15V VSS = –15V 10 1 EN = 2.4V ISS (mA) IDD (mA) 10 EN = 2.4V 0.1 EN = 0V 1 0.01 1k 10k 100k 00026-017 0.1 100 1M 00026-020 0.001 EN = 0V 0.0001 100 10M 1k 10k FREQUENCY (Hz) 100k 1M 10M FREQUENCY (Hz) Figure 17. Positive Supply Current vs. Switching Frequency Figure 20. Negative Supply Current vs.
PAGE 14
ADG406/ADG407/ADG426 140 140 VDD = +15V VSS = –15V VDD = +15V VSS = –15V CROSSTALK (dB) 120 100 80 40 100 100 80 60 1k 10k 100k 1M 40 100 10M FREQUENCY (Hz) 00026-024 60 00026-023 OFF ISOLATION (dB) 120 1k 10k 100k FREQUENCY (Hz) Figure 23. Off Isolation vs. Frequency Figure 24. Crosstalk vs. Frequency Rev.
PAGE 15
ADG406/ADG407/ADG426 TEST CIRCUITS IDS V1 S1 VDD VSS VDD VSS S2 S D ID (OFF) A D S16 00026-025 RON = V1/IDS S1 VDD VSS VDD VSS VDD VSS VDD VSS ID (ON) A S16 S16 EN VD +0.8V VD EN VS 00026-026 VS D S1 D S2 +2.4V 00026-028 A +0.8V Figure 27. ID (Off) Figure 25. On Resistance IS (OFF) VD EN VS 00026-027 VS Figure 28. ID (On) Figure 26. IS (Off) VDD VSS VDD A3 VSS 3V A2 50Ω S1 A1 A0 50% 50% V2 S16 ADG4261 EN 2.
PAGE 16
ADG406/ADG407/ADG426 VDD VSS VDD A3 VSS A2 3V S1 ENABLE DRIVE (VIN) VS S2 THRU S16 0V A1 tOFF (EN) ADG4261 VO RS VOUT D RL 300Ω EN VIN GND 50Ω WR 90% 90% OUTPUT CL 35pF 0V 00026-031 A0 2.4V 50% 50% tON (EN) 1SIMILAR CONNECTION FOR ADG406/ADG407 Figure 31. Enable Delay, tON (EN), tOFF (EN) VDD VSS VDD A3 VSS A2 S1 3V VS WR S2 THRU S16 A1 2.4V 0V ADG426 A0 V0 EN D RS WR RL 300Ω VOUT CL 35pF tON(WR) OUTPUT 0.
PAGE 17
ADG406/ADG407/ADG426 VDD VSS VDD A3 VSS 2.4V RS A2 3V LOGIC INPUT (VIN) A1 RS VS ADG4261 D CL 1nF EN VIN 1SIMILAR GND VOUT VOUT WR ΔVOUT QINJ = CL × ΔVOUT 00026-034 A0 S CONNECTION FOR ADG406/ADG407. Figure 34. Charge Injection VDD VDD S16 VDD VDD 1kΩ S1 A0 A2 S16 A1 2.4V A3 RS D EN GND WR VSS RL 1kΩ VSS 1SIMILAR ADG4261 A2 ADG4261 CONNECTION FOR ADG406/ADG407. 2.
PAGE 18
ADG406/ADG407/ADG426 TERMINOLOGY VDD Most positive power supply potential. VSS Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground. GND Ground (0 V) reference. tOFF (EN) Delay time between the 50% and 90% points of the digital input and switch off condition. tTRANSITION Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.
PAGE 19
ADG406/ADG407/ADG426 OUTLINE DIMENSIONS 1.565 (39.75) 1.380 (35.05) 28 15 0.580 (14.73) 0.485 (12.31) 1 14 0.625 (15.88) 0.600 (15.24) 0.100 (2.54) BSC 0.250 (6.35) MAX 0.195 (4.95) 0.125 (3.17) 0.015 (0.38) GAUGE PLANE 0.015 (0.38) MIN 0.200 (5.08) 0.115 (2.92) SEATING PLANE 0.022 (0.56) 0.014 (0.36) 0.700 (17.78) MAX 0.005 (0.13) MIN 0.015 (0.38) 0.008 (0.20) 0.070 (1.78) 0.050 (1.
PAGE 20
ADG406/ADG407/ADG426 10.50 10.20 9.90 15 28 5.60 5.30 5.00 1 8.20 7.80 7.40 14 0.65 BSC 0.38 0.22 SEATING PLANE 8° 4° 0° COMPLIANT TO JEDEC STANDARDS MO-150-AH 0.95 0.75 0.55 060106-A 0.05 MIN COPLANARITY 0.10 0.25 0.09 1.85 1.75 1.65 2.00 MAX Figure 39.