Datasheet

ManualsBrandsANALOG DEVICES ManualsPMICsPMIC - LDO voltage regulator Positive, fixed TSOT 5

Ultralow Noise, 200 mA,

CMOS Linear Regulator

Data Sheet

ADP151

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

FEATURES

Ultralow noise: 9 µV rms

No noise bypass capacitor required

Stable with 1 µF ceramic input and output capacitors

Maximum output current: 200 mA

Input voltage range: 2.2 V to 5.5 V

Low quiescent current

GND

= 10 µA with 0 load

GND

= 265 μA with 200 mA load

Low shutdown current: <1 µA

Low dropout voltage: 140 mV at 200 mA load

Initial accuracy: ±1%

Accuracy over line, load, and temperature: ±2.5%

16 fixed output voltage options: 1.1 V to 3.3 V

PSRR performance of 70 dB at 10 kHz

Current-limit and thermal overload protection

Logic controlled enable

Internal pull-down resistor on EN input

5-lead TSOT package

6-lead LFCSP package

4-ball, 0.4 mm pitch WLCSP

APPLICATIONS

RF, VCO, and PLL power supplies

Mobile phones

Digital camera and audio devices

Portable and battery-powered equipment

Post dc-to-dc regulation

Portable medical devices

TYPICAL APPLICATION CIRCUIT

NC = NO CONNECT

1µF

OUT

= 1.8VV

= 2.3V

VOUT

VIN

GND

OFF

08627-001

Figure 1. TSOT ADP151 with Fixed Output Voltage, 1.8 V

VIN VOUT

1 2

EN GND

OUT

1µF

OUT

= 1.8V

= 2.3V

TOP VIEW

(Not to Scale)

OFF

08627-002

Figure 2. WLCSP ADP151 with Fixed Output Voltage, 1.8 V

ADP151

TOP VIEW

(Not to Scale)

GND

VOUT

VIN

08627-047

NC = NO CONNECT. DO NOT

CONNECT TO THIS PIN.

OFF

1µF 1µF

= 2.3V V

OUT

= 1.8V

Figure 3. LFCSP ADP151 with Fixed Output Voltage, 1.8 V

GENERAL DESCRIPTION

The ADP151 is an ultralow noise, low dropout linear regulator

that operates from 2.2 V to 5.5 V and provides up to 200 mA

of output current. The low 140 mV dropout voltage at 200 mA

load improves efficiency and allows operation over a wide input

voltage range.

Using an innovative circuit topology, the ADP151 achieves

ultralow noise performance without the necessity of a bypass

capacitor, making it ideal for noise-sensitive analog and RF

applications. The ADP151 also achieves ultralow noise per-

formance without compromising PSRR or transient line and

load performance. The low 265 μA of quiescent current at

200 mA load makes the ADP151 suitable for battery-operated

portable equipment.

The ADP151 also includes an internal pull-down resistor on the

EN input.

The ADP151 is specifically designed for stable operation with

tiny 1 µF, ±30% ceramic input and output capacitors to meet

the requirements of high performance, space constrained

applications.

The ADP151 is capable of 16 fixed output voltage options,

ranging from 1.1 V to 3.3 V.

Short-circuit and thermal overload protection circuits prevent

damage in adverse conditions. The ADP151 is available in tiny

5-lead TSOT, 6-lead LFCSP, and 4-ball, 0.4 mm pitch, halide-free

WLCSP packages for the smallest footprint solution to meet a

variety of portable power application requirements.

Summary of content (24 pages)

PAGE 1
APPLICATIONS RF, VCO, and PLL power supplies Mobile phones Digital camera and audio devices Portable and battery-powered equipment Post dc-to-dc regulation Portable medical devices TYPICAL APPLICATION CIRCUIT VIN = 2.3V 1 VIN 2 GND 3 EN VOUT = 1.8V VOUT 5 1µF 1µF ON NC 4 08627-001 Ultralow noise: 9 µV rms No noise bypass capacitor required Stable with 1 µF ceramic input and output capacitors Maximum output current: 200 mA Input voltage range: 2.2 V to 5.
PAGE 2
ADP151 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Typical Performance Characteristics ..............................................7 Applications ....................................................................................... 1 Theory of Operation ...................................................................... 11 Typical Application Circuit .......................................................
PAGE 3
Data Sheet ADP151 SPECIFICATIONS VIN = (VOUT + 0.4 V) or 2.2 V, whichever is greater; EN = VIN, IOUT = 10 mA, CIN = COUT = 1 µF, TA = 25°C, unless otherwise noted. Table 1.
PAGE 4
ADP151 Parameter START-UP TIME 3 CURRENT-LIMIT THRESHOLD 4 UNDERVOLTAGE LOCKOUT Input Voltage Rising Input Voltage Falling Hysteresis THERMAL SHUTDOWN Thermal Shutdown Threshold Thermal Shutdown Hysteresis EN INPUT EN Input Logic High EN Input Logic Low EN Input Pull-Down Resistance OUTPUT NOISE POWER SUPPLY REJECTION RATIO VIN = VOUT + 0.5 V Data Sheet Symbol tSTART-UP ILIMIT Conditions VOUT = 3.3 V TJ = 0°C to +125°C TJ = −40°C to +125°C UVLORISE UVLOFALL UVLOHYS Min 220 Typ 180 300 Max 400 1.
PAGE 5
Data Sheet ADP151 ABSOLUTE MAXIMUM RATINGS Table 3. Parameter VIN to GND VOUT to GND EN to GND Storage Temperature Range Operating Junction Temperature Range Operating Ambient Temperature Range Soldering Conditions Rating −0.3 V to +6.5 V −0.3 V to VIN −0.3 V to +6.5V −65°C to +150°C −40°C to +125°C −40°C to +125°C JEDEC J-STD-020 Stresses above those listed under absolute maximum ratings may cause permanent damage to the device.
PAGE 6
ADP151 Data Sheet PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS ADP151 A TOP VIEW (Not to Scale) EN 3 4 NC NC = NO CONNECT 08627-003 GND 2 2 VOUT 1 VOUT Figure 4. 5-Lead TSOT Pin Configuration VIN NC 2 VOUT TOP VIEW (Not to Scale) B EN GND GND 3 08627-004 5 Figure 5. 4-Ball WLCSP Pin Configuration 6 VIN ADP151 TOP VIEW (Not to Scale) 5 NC 4 EN 08627-048 1 VIN 1 NOTES 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN. 2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND. Figure 6.
PAGE 7
Data Sheet ADP151 TYPICAL PERFORMANCE CHARACTERISTICS VIN = 5 V, VOUT = 3.3 V, IOUT = 1 mA, CIN = COUT = 1 µF, TA = 25°C, unless otherwise noted. 3.35 1k 3.29 LOAD = 10µA LOAD = 100µA LOAD = 1mA LOAD = 10mA LOAD = 100mA LOAD = 200mA 3.27 3.25 –40 –5 25 85 125 JUNCTION TEMPERATURE (°C) 100 10 LOAD = 10µA LOAD = 100µA LOAD = 1mA LOAD = 10mA LOAD = 100mA LOAD = 200mA 1 –40 –5 25 85 08627-008 GROUND CURRENT (µA) 3.31 08627-005 VOUT (V) 3.33 125 JUNCTION TEMPERATURE (°C) Figure 7.
PAGE 8
ADP151 0.35 0.30 700 0.25 0.20 0.15 0.10 600 500 400 300 200 100 0.05 –25 0 25 50 75 100 0 3.10 08627-011 0 –50 125 TEMPERATURE (°C) 3.15 3.20 3.25 3.30 3.35 3.40 3.45 3.50 3.55 VIN (V) Figure 16. Ground Current vs. Input Voltage (in Dropout) Figure 13. Shutdown Current vs.
PAGE 9
Data Sheet 0 –10 –20 ADP151 14 200mA 100mA 10mA 1mA 100µA 12 11 10 –30 9 NOISE (µV rms) PSRR (dB) 3.3V 2.8V 1.2V 1.1V 13 –40 –50 –60 8 7 6 5 –70 4 –80 3 2 –90 100 1k 10k 100k 1M 10M FREQUENCY (Hz) 0 0.001 –20 PSRR (dB) –30 VOUT = 3.3V, VOUT = 3.3V, VOUT = 2.8V, VOUT = 2.8V, VOUT = 1.1V, VOUT = 1.1V, 1 10 100 1000 IOUT = 200mA IOUT = 10mA IOUT = 200mA IOUT = 10mA IOUT = 200mA IOUT = 10mA –40 –50 –60 –70 –80 1k Figure 22. Output Noise vs.
PAGE 10
ADP151 Data Sheet T T INPUT VOLTAGE INPUT VOLTAGE 2 2 VOUT VOUT CH1 1V CH2 2mV M10µs T 10.80% A CH1 4.56V CH1 1V Figure 25. Line Transient Response, CIN, COUT = 1 μF, ILOAD = 200 mA CH2 2mV M10µs T 10.80% A CH1 4.56V 08627-024 1 08627-023 1 Figure 26. Line Transient Response, CIN, COUT = 1 μF, ILOAD = 1 mA Rev.
PAGE 11
Data Sheet ADP151 THEORY OF OPERATION The ADP151 is an ultralow noise, low quiescent current, low dropout linear regulator that operates from 2.2 V to 5.5 V and can provide up to 200 mA of output current. Drawing a low 265 μA of quiescent current (typical) at full load makes the ADP151 ideal for battery-operated portable equipment. Shutdown current consumption is typically 200 nA.
PAGE 12
ADP151 Data Sheet APPLICATIONS INFORMATION Output Capacitor The ADP151 is designed for operation with small, space-saving ceramic capacitors but can function with most commonly used capacitors as long as care is taken with regard to the effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 1 µF capacitance with an ESR of 1 Ω or less is recommended to ensure the stability of the ADP151.
PAGE 13
Data Sheet ADP151 ENABLE FEATURE 3.5 3.0 3.0 ENABLE VOLTAGE The ADP151 uses the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 30, when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off. 2.5 2.0 1.5 1.0 ENABLE 3.3V 2.8V 1.1V 0.5 VOUT 2.0 0 0 1.5 50 100 150 200 250 300 350 400 450 TIME (µs) 08627-030 2.5 Figure 32.
PAGE 14
ADP151 Data Sheet Figure 34 through Figure 38 show the typical performance of the 4 V LDO circuit. 11 10 9 8 1 10 100 1k LOAD CURRENT (mA) 08627-134 The PSRR of the 4 V circuit is as much as 10 dB poorer than the 3.3 V LDO with 500 mV of headroom because the ground current of the LDO varies slightly with input voltage. This, in turn, modulates VOFFSET and reduces the PSRR of the regulator.
PAGE 15
Data Sheet ADP151 CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION The ADP151 is protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP151 is designed to current limit when the output load reaches 300 mA (typical). When the output load exceeds 300 mA, the output voltage is reduced to maintain a constant current limit. Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical).
PAGE 16
ADP151 Data Sheet 140 140 MAXIMUM JUNCTION TEMPERATURE 100 80 60 40 20 0 0.3 ILOAD = 1mA ILOAD = 10mA ILOAD = 50mA 0.8 1.3 1.8 ILOAD = 100mA ILOAD = 150mA ILOAD = 200mA 2.3 2.8 3.3 VIN – VOUT (V) 3.8 4.3 4.8 120 100 80 60 40 20 0 0.3 Figure 39. WLCSP 500 mm2 of PCB Copper, TA = 25°C ILOAD = 1mA ILOAD = 10mA ILOAD = 50mA 0.8 2.3 2.8 3.3 VIN – VOUT (V) 3.8 4.3 4.8 140 MAXIMUM JUNCTION TEMPERATURE MAXIMUM JUNCTION TEMPERATURE 100 80 60 40 20 0.8 1.3 1.
PAGE 17
Data Sheet ADP151 140 140 MAXIMUM JUNCTION TEMPERATURE 100 80 60 40 20 0.8 1.3 1.8 ILOAD = 100mA ILOAD = 150mA ILOAD = 200mA 2.3 2.8 3.3 VIN – VOUT (V) 3.8 4.3 4.8 100 80 60 40 20 0 0.3 Figure 45. TSOT 500 mm2 of PCB Copper, TA = 25°C ILOAD = 1mA ILOAD = 10mA ILOAD = 50mA 0.8 4.3 4.8 80 60 40 20 ILOAD = 1mA ILOAD = 10mA ILOAD = 50mA 0.8 1.3 1.8 ILOAD = 100mA ILOAD = 150mA ILOAD = 200mA 2.3 2.8 3.3 VIN – VOUT (V) 3.8 4.3 4.8 120 100 80 60 40 20 0 0.
PAGE 18
ADP151 Data Sheet 140 140 MAXIMUM JUNCTION TEMPERATURE 100 80 60 40 20 0 0.3 ILOAD = 1mA ILOAD = 10mA ILOAD = 50mA 0.8 1.3 1.8 ILOAD = 100mA ILOAD = 150mA ILOAD = 200mA 2.3 2.8 3.3 VIN – VOUT (V) 3.8 4.3 4.8 120 100 80 60 40 20 0 0.3 Figure 51. LFCSP 500 mm2 of PCB Copper, TA = 25°C ILOAD = 1mA ILOAD = 10mA ILOAD = 50mA 0.8 1.8 2.3 2.8 3.3 VIN – VOUT (V) 3.8 4.3 4.8 Figure 54.
PAGE 19
Data Sheet ADP151 140 In the case where the board temperature is known, use the thermal characterization parameter, ΨJB, to estimate the junction temperature rise (see Figure 57 and Figure 58). Maximum junction temperature (TJ) is calculated from the board temperature (TB) and power dissipation (PD) using the following formula: The typical value of ΨJB is 58°C/W for the 4-ball WLCSP package, 43°C/W for the 5-lead TSOT package, and 28.3°C/W for the 6-lead LFCSP package. 140 80 60 40 20 0 0.
PAGE 20
ADP151 Data Sheet PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP151. However, as listed in Table 6, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits. 08627-046 Place the input capacitor as close as possible to the VIN and GND pins.
PAGE 21
Data Sheet ADP151 OUTLINE DIMENSIONS 2.90 BSC 5 4 2.80 BSC 1.60 BSC 1 2 3 0.95 BSC 1.90 BSC *0.90 MAX 0.70 MIN *1.00 MAX 0.50 0.30 8° 4° 0° SEATING PLANE 0.60 0.45 0.30 100708-A 0.10 MAX 0.20 0.08 *COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS. Figure 63. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5) Dimensions show in millimeters 0.660 0.600 0.540 0.430 0.400 0.370 0.800 0.760 SQ 0.720 SEATING PLANE 2 1 A 0.280 0.260 0.
PAGE 22
ADP151 Data Sheet ORDERING GUIDE Model 1 ADP151ACBZ-1.1-R7 ADP151ACBZ-1.2-R7 ADP151ACBZ-1.5-R7 ADP151ACBZ-1.8-R7 ADP151ACBZ-2.5-R7 ADP151ACBZ-2.6-R7 ADP151ACBZ-2.75-R7 ADP151ACBZ-2.8-R7 ADP151ACBZ-2.85-R7 ADP151ACBZ-3.0-R7 ADP151ACBZ-3.3-R7 ADP151ACBZ-2.1-R7 ADP151AUJZ-1.2-R7 ADP151AUJZ-1.5-R7 ADP151AUJZ-1.8-R7 ADP151AUJZ-2.5-R7 ADP151AUJZ-2.8-R7 ADP151AUJZ-3.0-R7 ADP151AUJZ-3.3-R7 ADP151ACPZ-1.2-R7 ADP151ACPZ-1.5-R7 ADP151ACPZ-1.8-R7 ADP151ACPZ-2.5-R7 ADP151ACPZ-2.7-R7 ADP151ACPZ-2.8-R7 ADP151ACPZ-3.
PAGE 23
Data Sheet ADP151 NOTES Rev.