Datasheet

ManualsBrandsANALOG DEVICES ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LQFP 80 (12x12) 16/32-Bit 41.78 MHz I/O number 40

Data Sheet ADuC7124/ADuC7126

Rev. C | Page 79 of 108

Table 113. PWMCON0 MMR Bit Descriptions

Bit Name Description

14 SYNC Enables PWM synchronization.

Set to 1 by the user so that all PWM counters are reset on the next clock edge after the detection of a high-to-low

transition on the P3.7/PWM

SYNC

pin.

Cleared by the user to ignore transitions on the P3.7/PWM

SYNC

pin.

13 PWM5INV Set to 1 by the user to invert PWM5.

Cleared by the user to use PWM5 in normal mode.

12 PWM3INV Set to 1 by the user to invert PWM3.

Cleared by the user to use PWM3 in normal mode.

11 PWM1INV Set to 1 by the user to invert PWM1.

Cleared by the user to use PWM1 in normal mode.

10 PWMTRIP

Set to 1 by the user to enable PWM trip interrupt. When the PWM trip input (Pin P3.6/PWM

TRIP

or Pin P0.4/PWM

TRIP

)

is low, the PWMEN bit is cleared and an interrupt is generated.

Cleared by the user to disable the PWMTRIP interrupt.

9 ENA If HOFF = 0 and HMODE = 1; note that, if not in H-bridge mode, this bit has no effect.

Set to 1 by the user to enable PWM outputs.

Cleared by the user to disable PWM outputs.

If HOFF = 1 and HMODE = 1, see Table 114.

PWMCP[2:0] PWM clock prescaler bits. Sets the UCLK divider.

[000] = UCLK/2.

[001] = UCLK/4.

[010] = UCLK/8.

[011] = UCLK/16.

[100] = UCLK/32.

[101] = UCLK/64.

[110] = UCLK/128.

[8:6]

[111] = UCLK/256.

5 POINV Set to 1 by the user to invert all PWM outputs.

Cleared by the user to use PWM outputs as normal.

4 HOFF High side off.

Set to 1 by the user to force PWM0 and PWM2 outputs high. This also forces PWM1 and PWM3 low.

Cleared by the user to use the PWM outputs as normal.

3 LCOMP Load compare registers.

Set to 1 by the user to load the internal compare registers with the values in PWMxCOMx on the next transition of

the PWM timer from 0x00 to 0x01.

Cleared by the user to use the values previously stored in the internal compare registers.

2 DIR Direction control.

Set to 1 by the user to enable PWM0 and PWM1 as the output signals while PWM2 and PWM3 are held low.

Cleared by the user to enable PWM2 and PWM3 as the output signals while PWM0 and PWM1 are held low.

1 HMODE Enables H-bridge mode.

Set to 1 by the user to enable H-bridge mode and Bit 1 to Bit 5 of PWMCON.

Cleared by the user to operate the PWMs in standard mode.

0 PWMEN Set to 1 by the user to enable all PWM outputs.

Cleared by the user to disable all PWM outputs.

In H-bridge mode, HMODE = 1. See Table 114 to determine the PWM outputs.