Datasheet

Data Sheet ADV7390/ADV7391/ADV7392/ADV7393
Rev. G | Page 29 of 108
SR7 to Bit Number
1
Reset
SR0 Register Bit Description 7 6 5 4 3 2 1 0 Register Setting Value
0x02 Mode
Register 0
Reserved 0 Zero must be written to this bit. 0x20
HD interlace external
VSYNC
and
HSYNC
0
Default.
1
If using HD
HSYNC
/
VSYNC
interlace mode,
setting this bit to 1 is recommended (see the
HD Interlace External
HSYNC
and
VSYNC
Considerations section for more information).
Test pattern black bar
4
0 Disabled.
1 Enabled.
Manual CSC matrix adjust 0 Disable manual CSC matrix adjust.
1
Enable manual CSC matrix adjust.
Sync on RGB 0 No sync.
1 Sync on all RGB outputs.
RGB/YPrPb output select 0 RGB component outputs.
1 YPrPb component outputs.
SD sync output enable 0 No sync output.
1
Output SD syncs on
HSYNC
and
VSYNC
pins.
ED/HD sync output enable 0 No sync output.
1
Output ED/HD syncs on
HSYNC
and
VSYNC
pins.
0x03 ED/HD
CSC
Matrix 0
x x LSBs for GY. 0x03
0x04 ED/HD
CSC
Matrix 1
x x LSBs for RV. 0xF0
x x LSBs for BU.
x x LSBs for GV.
x x LSBs for GU.
0x05 ED/HD
CSC
Matrix 2
x x x x x x x x Bits[9:2] for GY. 0x4E
0x06 ED/HD
CSC
Matrix 3
x x x x x x x x Bits[9:2] for GU. 0x0E
0x07 ED/HD
CSC
Matrix 4
x x x x x x x x Bits[9:2] for GV. 0x24
0x08 ED/HD
CSC
Matrix 5
x x x x x x x x Bits[9:2] for BU. 0x92
0x09 ED/HD
CSC
Matrix 6
x x x x x x x x Bits[9:2] for RV. 0x7C
1
x = Logic 0 or Logic 1.
2
ED = enhanced definition = 525p and 625p.
3
Available on the ADV7392/ADV7393 (40-pin devices) only.
4
Subaddress 0x31, Bit 2 must also be enabled (ED/HD). Subaddress 0x84, Bit 6 must also be enabled (SD).