Datasheet

System Architecture
2-6 Blackfin A-V EZ-Extender Manual
MISO
(Output)
The SPI serial input data signal used to read the control
register of the AD1836A audio codec.
RSCLK0
(Bi)
Processor’s
SPORT0 receive clock signal connected to the
serial clock on the digital side of the audio codec analog
input. In I
2
S mode, the signal can connect to the TSCLK0
net.
JP7.1/2
RFS0
(Bi)
Processor’s
SPORT0 receive frame sync signal connected
to the frame sync on the digital side of the audio codec
analog input. In I
2
S mode, the signal can connect to the
TFS0 net.
JP7.1/2
DR0PRI
(Output)
Connection to the data output of the audio codec; can be
disconnected with a jumper if the signal is needed for
another purpose.
JP7.3/4
DR0SEC
(Output)
Secondary connection to the data output of the audio
codec. Can be disconnected with a jumper if the signal is
needed to be used for another purpose.
JP7.5/6
TSCLK0
(Bi)
Processor’s
SPORT0 transmit clock signal; connects to the
serial clock on the digital side of the audio codec’s analog
output. In I
2
S mode, the signal can connect to the
RSCLK0 net.
JP7.1/2
TFS0
(Bi)
Processor’s
SPORT0 transmit frame sync signal. Connects
to the frame sync on the digital side of the audio codec
analog output. In I
2
S mode, the signal can connect to the
RFS0 net.
JP7.1/2
DT0PRI
(Input)
Connection to the data input of the audio codec.
DT0SEC
(Input)
Secondary connection to the data input of the audio
codec.
Table 2-1. Signals of Expansion Interface Connectors (Cont’d)
Net/Bus Name
(Direction)
A-V EZ-Extender Function Relevant
Configuration
Jumpers