User Guide

5
A
A
K
K
7
7
6
6
D
D
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
BIOS (Basic Input/Output System) ................................................................................................................................73
Bus Master IDE (DMA mode).........................................................................................................................................73
CNR (Communication and Networking Riser)................................................................................................................73
CODEC (Coding and Decoding) ....................................................................................................................................74
DDR (Double Data Rate) SDRAM..................................................................................................................................74
DIMM (Dual In Line Memory Module) ............................................................................................................................74
DMA (Direct Memory Access)........................................................................................................................................74
ECC (Error Checking and Correction)............................................................................................................................75
EDO (Extended Data Output) Memory...........................................................................................................................75
EEPROM (Electronic Erasable Programmable ROM)....................................................................................................75
EPROM (Erasable Programmable ROM).......................................................................................................................75
EV6 Bus ........................................................................................................................................................................76
FCC DoC (Declaration of Conformity)............................................................................................................................76
FC-PGA (Flip Chip-Pin Grid Array) ................................................................................................................................76
Flash ROM ....................................................................................................................................................................76
FSB (Front Side Bus) Clock...........................................................................................................................................77
I
2
C Bus ..........................................................................................................................................................................77
IEEE 1394 .....................................................................................................................................................................77
Parity Bit........................................................................................................................................................................77
PBSRAM (Pipelined Burst SRAM) .................................................................................................................................78