User Guide
AWARD BIOS
3-16
Chipset Features à PCI Passive Release
PCI Passive Release
Enabled
Disabled
¦¹¿ï¶µ¥iÅý±z±±¨î PIIX4 ´¹¤ù²Õ (Intel PCI to ISA
bridge) ªº Passive Release ¥\¯à¡C¦¹¥\¯à¥Î¨Ó¤Ç°t ISA
bus master Ū¨ú¸ê®Æ©Ò»Ý-nªº©µ¿ð¡C¦pªG±zªºISA ¥d¦³
¤£¬Û®eªº±¡§Î¡A¥i¥H¹Á¸Õ¥h³]©w©Î¨ú®ø¡C
Chipset Features à PCI Delayed Transaction
PCI Delayed
Transaction
Enabled
Disabled
¦¹¿ï¶µ¥iÅý±z±±¨î PIIX4 ´¹¤ù²Õ (Intel PCI to ISA
bridge) ªº Delayed Transaction ¥\¯à¡C¦¹¥\¯à¥Î¨Ó¤Ç°t
PCI cycle ¶i¥X ISA ¶×¬y±Æ©Ò»Ý-nªº©µ¿ð¡C¦pªG±zªºISA
¥d¦³¤£¬Û®eªº±¡§Î¡A¥i¥H¹Á¸Õ¥h³]©w©Î¨ú®ø¡C
Chipset Features à Mem. Drive Str. (MA/RAS)
Mem. Drive Str.
(MA/RAS)
10mA/10mA
10mA/16mA
16mA/10mA
16mA/16mA
¦¹¿ï¶µ¥i±±¨î°O¾ÐÅé¦ì§}©M±±¨î°T¸¹ªº¿é¥X±j«×¤ÎÅX°Ê
³t«×¡C¹ï©ó¸û»´ªº-t¸ü (¸û¤Öªº°O¾ÐÅé) §Ú-Ì«ØÄ³±z¨Ï¥Î
¸û¤pªº¼Æ-È¡A¥i¥HÁ×§K°T¸¹undershoot ©Î overshoot ªº
±¡§Îµo¥Í¡C