User Guide

6
A
A
X
X
4
4
B
B
/
/
A
A
X
X
4
4
B
B
P
P
r
r
o
o
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
Bus Master IDE (DMA mode).........................................................................................................................................91
CNR (Communication and Networking Riser)................................................................................................................92
CODEC (Coding and Decoding) ....................................................................................................................................92
DDR (Double Data Rated) SDRAM................................................................................................................................92
DIMM (Dual In Line Memory Module) ............................................................................................................................92
DMA (Direct Memory Access)........................................................................................................................................93
ECC (Error Checking and Correction)............................................................................................................................93
EDO (Extended Data Output) Memory...........................................................................................................................93
EEPROM (Electronic Erasable Programmable ROM)....................................................................................................93
EPROM (Erasable Programmable ROM).......................................................................................................................93
EV6 Bus ........................................................................................................................................................................94
FCC DoC (Declaration of Conformity)............................................................................................................................94
FC-PGA (Flip Chip-Pin Grid Array) ................................................................................................................................94
Flash ROM ....................................................................................................................................................................95
FSB (Front Side Bus) Clock...........................................................................................................................................95
I
2
C Bus ..........................................................................................................................................................................95
IEEE 1394 .....................................................................................................................................................................96
Parity Bit........................................................................................................................................................................96
PBSRAM (Pipelined Burst SRAM) .................................................................................................................................96