User`s guide

ManualsBrandsAOpen ManualsOtherMX3L

AWARD BIOS

2-23

The following table lists the recommended DRAM combinations of DIMM:

DIMM

Data chip

Bit size

per side

Single/

Double side

Chip

count

DIMM size Recommended

1M by 16 1Mx64 x1 4 8MB Yes

1M by 16 1Mx64 x2 8 16MB Yes

2M by 8 2Mx64 x1 8 16MB Yes

2M by 8 2Mx64 x2 16 32MB Yes

4M by 16 4Mx64 x1 4 32MB Yes

4M by 16 4Mx64 x2 8 64MB Yes

4M by 32 4Mx64 x1 2 32MB Yes

4M by 32 4Mx64 x2 4 64MB Yes

8M by 8 8Mx64 x1 8 64MB Yes

8M by 8 8Mx64 x2 16 128MB Yes

8M by 16 8Mx64 x1 4 64MB Yes

8M by 16 8Mx64 x2 8 128MB Yes

8M by 32 8Mx64 x1 2 64MB Yes

8M by 32 8Mx64 x2 4 128MB Yes

16M by 8 16Mx64 x1 8 128MB Yes

16M by 8 16Mx64 x2 16 256MB Yes

The following table lists the possible DRAM combinations that is NOT

recommended:

DIMM

Data chip

Bit size per

side

Single/

Double side

Chip

count

DIMM

size

Recommended

4M by 4 4Mx64 x2 32 64MB No

16M by 4 16Mx64 x1 16 128MB No

16M by 4 16Mx64 x2 32 256MB No

Tip: The parity mode uses 1 parity bit for each byte, normally

it is even parity mode, that is, each time the memory data is

updated, parity bit will be adjusted to have even count "1" for

each byte. When next time, if memory is read with odd

number of "1", the parity error is occurred and this is called

single bit error detection.