Datasheet

Table Of Contents
Sleep mode, where the processors are asleep and the unused clocks in the chip are stopped (see Section 2.15.3.5)
Dormant mode, where all clocks in the chip are stopped
The RTC can wake the chip up from both of these modes. In sleep mode, RP2040 can be configured such that only
clk_rtc (a slow RTC reference clock) is running, as well as a small amount of logic that allows the processor to wake
back up. The processor is woken from sleep mode when the RTC alarm interrupt fires. See Section 2.11.5.1 for more
information.
To wake the chip from dormant mode:
the RTC must be configured to use an external reference clock (supplied by a GPIO pin)
Set up the RTC to run on an external reference
If the processor is running off the PLL, change it to run from XOSC/ROSC
Turn off the PLLs
Set up the RTC with the desired wake up time (one off, or recurring)
(optionally) power down most memories
Invoke DORMANT mode (see Section 2.16, Section 2.17, and Section 2.11.5.2 for more information)
4.8.6. List of Registers
The RTC registers start at a base address of 0x4005c000 (defined as RTC_BASE in SDK).
Table 562. List of RTC
registers
Offset Name Info
0x00 CLKDIV_M1 Divider minus 1 for the 1 second counter. Safe to change the
value when RTC is not enabled.
0x04 SETUP_0 RTC setup register 0
0x08 SETUP_1 RTC setup register 1
0x0c CTRL RTC Control and status
0x10 IRQ_SETUP_0 Interrupt setup register 0
0x14 IRQ_SETUP_1 Interrupt setup register 1
0x18 RTC_1 RTC register 1.
0x1c RTC_0 RTC register 0
Read this before RTC 1!
0x20 INTR Raw Interrupts
0x24 INTE Interrupt Enable
0x28 INTF Interrupt Force
0x2c INTS Interrupt status after masking & forcing
RTC: CLKDIV_M1 Register
Offset: 0x00
RP2040 Datasheet
4.8. RTC 574