User Manual
Table Of Contents
- Safety information
- Chapter 1: Product Introduction
- Chapter 2: Hardware Information
- 2.1 Chassis cover
- 2.2 Air ducts
- 2.3 Central Processing Unit (CPU)
- 2.4 System memory
- 2.5 Storage devices
- 2.6 Expansion slot
- 2.6.1 Installing an expansion card to the left PCIe riser card bracket
- 2.6.2 Installing an expansion card to the right PCIe riser card bracket
- 2.6.3 Installing a ASUS PIKE II card to the right PCIe riser card bracket
- 2.6.4 Installing an OCP 3.0 card to the OCP 3.0 slot
- 2.6.5 Installing an M.2 (NGFF) card
- 2.6.6 (optional) Installing the PFR module
- 2.6.7 Configuring an expansion card
- 2.7 Cable connections
- 2.8 Backplane cabling
- 2.9 Storage device configuration and cabling
- 2.10 Removable/optional components
- Chapter 3: Installation Options
- Chapter 4: Motherboard Information
- Chapter 5: BIOS Setup
- 5.1 Managing and updating your BIOS
- 5.2 BIOS setup program
- 5.3 Main menu
- 5.4 Performance Tuning menu
- 5.5 Advanced menu
- 5.5.1 Trusted Computing
- 5.5.2 PSP Firmware Versions
- 5.5.3 Redfish Host Interface Settings
- 5.5.4 APM Configuration
- 5.5.5 Onboard LAN Configuration
- 5.5.6 Serial Port Console Redirection
- 5.5.7 CPU Configuration
- 5.5.8 PCI Subsystem Settings
- 5.5.9 USB Configuration
- 5.5.10 Network Stack Configuration
- 5.5.11 CSM Configuration
- 5.5.12 NVMe Configuration
- 5.5.13 SATA Configuration
- 5.5.14 AMD Mem Configuration Status
- 5.6 Chipset menu
- 5.7 Security menu
- 5.8 Boot menu
- 5.9 Tool menu
- 5.10 Save & Exit menu
- 5.11 AMD CBS menu
- 5.12 Event Logs menu
- 5.13 Server Mgmt menu
- Chapter 6: Driver Installation
- Appendix
5-58
Chapter 5: BIOS Setup
EDC Tracking Report Interval [1]
Reporting interval. Every nth observed excursion results in SMU logging a correctable
MCE.
LCLK Frequency Control
Root Complex 0x00 LCLK Frequency [Auto]
Set Root Complex LCLK Frequency (Bus range 0x00-0x3F).
[Auto] Dynamic Frequency Control (Enhanced PIO setting will be in
effect).
[593MHz] Set LCLK Frequency at 593MHz (Overrides Enhanced PIO
setting).
Root Complex 0x40 LCLK Frequency [Auto]
Set Root Complex LCLK Frequency (Bus range 0x40-0x7F).
[Auto] Dynamic Frequency Control (Enhanced PIO setting will be in
effect).
[593MHz] Set LCLK Frequency at 593MHz (Overrides Enhanced PIO
setting).
Root Complex 0x80 LCLK Frequency [Auto]
Set Root Complex LCLK Frequency (Bus range 0x80-0xBF).
[Auto] Dynamic Frequency Control (Enhanced PIO setting will be in
effect).
[593MHz] Set LCLK Frequency at 593MHz (Overrides Enhanced PIO
setting).
Root Complex 0xC0 LCLK Frequency [Auto]
Set Root Complex LCLK Frequency (Bus range 0xC0-0xFF).
[Auto] Dynamic Frequency Control (Enhanced PIO setting will be in
effect).
[593MHz] Set LCLK Frequency at 593MHz (Overrides Enhanced PIO
setting).
DF PState Mode Select [Auto]
[Normal] Normal
[Limit Highest] FCLK is limited to DF Pstate FCLK Limit, only the highest DF
Pstate is used.
[Limit All] FCLK is limited to DF Pstate FCLK limit, all DF Pstates are used.
[Auto] Auto
EDC Control [Auto]
[Auto] Use the fused VDDCR_CPU EDC limit.
[Manual] User can set customized VDDCR_CPU EDC limit.
The following items appears only when EDC Control is set to [Manual].
EDC [0]
Allows you to set the VDDCR_CPU EDC Limit [A].
EDC Platform Limit [0]
Allows you to set the EDC Platform Limit [W].