STK594 ..............................................................................................
Table of Contents Section 1 Introduction ........................................................................................... 1-1 1.1 Features ....................................................................................................1-2 Section 2 Using the STK594 Top Module............................................................. 2-1 2.1 Preparing the STK500 for Use with the STK594.......................................2-1 2.1.1 Adjusting VTARGET for the AT94K Devices ............
Section 4 Using System Designer ........................................................................ 4-1 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.10 Preparing the Example Files .....................................................................4-1 Description ................................................................................................4-1 Design Flow ..............................................................................................4-2 Creating a Project ...................
Section 1 Introduction The STK594 board is a top module designed to add AT94K FPSLIC ™ support to the STK500 development board. With this board the STK500 is extended to support all current AT94K FPSLIC devices in a single development environment. The STK594 includes connectors, jumpers and hardware allowing full utilization of the new features of the FPSLIC family, see Figure 1-1. This user guide acts as a general getting started guide as well as a complete technical reference for advanced users.
Introduction 1.
Section 2 Using the STK594 Top Module 2.1 Preparing the STK500 for Use with the STK594 Prior to using the STK594 with the STK500, it is necessary to make a few adjustments to the STK500 Starter Kit to allow for proper operation of Atmel’s AT94K FPSLIC devices. 2.1.1 Adjusting VTARGET for the AT94K Devices According to the AT94K Series datasheet, the VCC operating voltage is specified where {VCC | 3.0 < VCC = 3.6} Volts, with respect to ground.
Using the STK594 Top Module Figure 2-1. Connecting the STK594 to the STK500 Board Note: Note: Connecting the STK594 with the wrong orientation may damage the boards. Do not mount the STK594 at the same time an AVR is mounted on the STK500 board. 2.2 PORT Connectors Since the AT94K devices have additional ports not available on the STK500, these ports are located on the STK594 board. The STK594 ports have the same pinout and functionality as the ports on the STK500 board.
Using the STK594 Top Module 2.3 Programming the The FPSLIC configuration process involves configuring the FPGA, the AVR® program code and the FPSLIC data memory. This configuration requires a single bitstream that AT94K Devices configures the FPGA, the embedded AVR Program SRAM and the FPSLIC Data SRAM. The combined bitstream is automatically generated by the Bitstream Generator, a System Designer software utility.
Using the STK594 Top Module 2.5 TOSC Switch The AT94K device provides dedicated I/O pins for TOSC1 and TOSC2, rather than sharing with the general purpose I/O pins. The TOSC switch selects whether or not the 32 kHz crystal is connected to the pins of the device. Figure 2-5 shows a simplified block schematic on how this is implemented. Figure 2-5. TOSC Block Schematic FPSLIC 32 kHz TOSC2 TOSC1 TOSC Switch 2.
Using the STK594 Top Module 2.7 Two-Wire Serial Interface (TWSI) The AT94K device includes dedicated I/O pins for the TWSI rather than sharing with the general purpose I/O pins. Figure 2-8 shows the pinout of a header for the dedicated TWSI pins. Figure 2-8. TWSI Header 1 2 SDA SCL TWSI 2.7.
Using the STK594 Top Module 2.9 Split Power Supply Support The AT94K FPSLIC devices exist in two different variations, the AL and AX. The AL variation is a 3.3V device manufactured on a 0.35µ process, while the AX variation has a 1.8V core manufactured on a 0.18µ process. The primary difference between the two variations, is that the AX device requires a split power supply, as the I/Os are still powered from a 3.3V supply, while the core operates at 1.8V. The STK594 supports both AT94K variations.
Section 3 Installing System Designer System Designer is the ideal software platform for all AT94K FPSLIC development. It includes an Editor, an Assembler and a Debugger as its development tools for the embedded AVR development, and also includes a Simulator, Synthesizer and a Place and Route tool for FPGA development. System Designer also includes a Co-Verification suite powered by Mentor Graphics ®, allowing for step-by-step simulation of the FPGA and AVR design concurrently. 3.
Installing System Designer 3.2 System Designer This installation assumes that you have no previous version of System Designer installed in your machine. If you have a previous version of the software installed or you Installation need step-by-step installation instructions, please refer to the System Designer “Installation, Licensing and Troubleshooting” tutorial available on the Atmel web site. 3.3 3.4 Configuration Programming System (CPS) Installation 1.
Installing System Designer 3.4.2 Configuring the System Designer License 1. Once you have received your System Designer license from Atmel, place the file in the C:\SystemDesigner directory. 2. Launch the Mentor Graphics License Configuration Utility from Start > Programs > Atmel > Mentor Graphics Licensing > Configure Licensing. Follow the on-screen instructions. When it prompts you to select Configuration Option, choose 3. 4. Define the Product License Location and press Next.
Installing System Designer 3-4 2819A–FPSLI–07/02 FPSLIC STK594 User Guide
Section 4 Using System Designer This tutorial will guide you through the required steps for designing and programming AT94K series devices using System Designer. 4.1 Preparing the Example Files Before starting the tutorial, a few preparations need to be performed: 1. Create a STK594 directory under C:\SystemDesigner\Designs\. 2. Download STK594.ZIP from the FPSLIC software page of the Atmel web site and copy STK594.ZIP to C:\SystemDesigner\Designs\STK594. 3. Extract the contents of the STK594.
Using System Designer Figure 4-1. Tutorial Design Block Diagram PORTD FPGA 8-bit Counter LOAD aWE D[7:0] AVR IOSEL A0 Microcontroller IOSELA0 FIOWEA FPGA I/O SELECT 0 AVR Write Enable AVR Data Bus 8-bit ENABLE RESET Q INTA0 RCO GCLK5 CLOCK 4.3 Design Flow FPGA Interrupt 0 Global Clock 5 The design presented in this tutorial, only performs the required steps for designing and programming an AT94K series device. For more information on the optional steps (i.e.
Using System Designer Figure 4-3. New Project Wizard Window - Step 1 of 6 3. Press Next. The window to create a project file opens, see Figure 4-4. Figure 4-4. New Project Wizard Window - Step 2 of 6 4. FPSLIC STK594 User Guide Set the Project Directory to C:\SystemDesigner\Designs\STK594, name the project TUTORIAL and press Next. The part selection window appears, see Figure 4-5.
Using System Designer Figure 4-5. New Project Wizard Window - Step 3 of 6 5. Select AT94K40AL-25DQC from the parts list as this is the part found on the STK594 development board, and press Next. The software tool flow window opens, see Figure 4-6. Figure 4-6. New Project Wizard Window - Step 4 of 6 6. 4-4 2819A–FPSLI–07/02 Select either Mentor - VHDL or Mentor - Verilog as the Tool Flow and press Next. The add parts window opens, see Figure 4-7.
Using System Designer Figure 4-7. New Project Wizard Window - Step 5 of 6 7. Select Done with Parts. System Designer supports multiple part partitioning, however for this tutorial only one part will be used. Press Next. The last step of the wizard opens, see Figure 4-8. Figure 4-8. New Project Wizard Window - Step 6 of 6 8. FPSLIC STK594 User Guide Press Finish to exit the New Project Wizard. The project window now contains the TUTORIAL design, see Figure 4-9.
Using System Designer Figure 4-9. Project Window 9. From the System Designer desktop, click on the Part Graphic (see Figure 4-9) to switch to the Design Flow Manager, see Figure 4-10. Figure 4-10. Design Flow Manager The Design Flow Manager shows the steps available for designing with Atmel FPSLIC devices. The red and blue arrows show the dependencies between the various stages of development. This tutorial will only show the minimum steps in order to complete a design.
Using System Designer 4.5 Assembling the Microcontroller Source Code The Atmel AVR Assembler translates assembly source code into object code. The generated object code can then be used as an input to a simulator, emulator such as the Atmel AVR JTAG In-Circuit Emulator (ICE), or used to program the target device. The Assembler generates fixed code allocations, therefore no linking is necessary. 1. Press the SW Compiler button to open the Atmel AVR Assembler. 2. Go to the File menu and choose Open. 3.
Using System Designer Figure 4-12. Leonardo Spectrum, Successful Synthesis 7. 4.7 AVR-FPGA Interface Close Leonardo Spectrum, when prompted to save your project press No. The AVR-FPGA Interface dialog provides a means for making the connections between the embedded FPGA and AVR microcontroller. 1. Press the AVR-FPGA Interface button. 2. Select counter and press OK when prompted for Top-Level Entity. The Select Ports dialog appears, see Figure 4-13. Figure 4-13.
Using System Designer 3. Connect the counter's LOAD signal to FPGA-AVR I/O Select 0. 4. Select the AVRIoSelects tab on the right-hand side of the dialog box. 5. Select the LOAD signal from the Input Design Ports and select IOSELA0 from the AVRIoSelects. 6. Press Connect. 7. Connect the remaining inputs and outputs as shown in Table 4-2. Table 4-2.
Using System Designer 2. Select Open EDIF Netlist and Browse to select COUNTER.EDF, then press OK. Figaro should open and complete the Open, Map, and Parts steps automatically, once completed the Figaro Batch Options dialog appears, see Figure 4-15. Figure 4-15. Figaro Batch Options Dialog The Figaro Batch Options allows for the setting of Design Constraints (i.e. Pin Locking) and Place and Route quality: Design Constraints a. Press Import Constraints.
Using System Designer 4.9 Bitstream Generation The Bitstream Generator takes the outputs from both the FPGA and AVR compilers, and generates a single programming file for use in configuring the AT94K device. 1. Press Bitstream Generation to open the bitstream utility. The FPSLIC Control Register Settings dialog opens, see Figure 4-16. Figure 4-16. FPSLIC Control Register Settings Dialog 2. Check the Include FPGA Bitstream box and select COUNTER.BST by pressing Browse.
Using System Designer Figure 4-17. Control Register Settings Dialog 5. Press OK to generate the combined bitstream file. Note: It is possible to generate a bitstream for only the FPGA or AVR as you may only want to program that portion of the FPSLIC device. To include only the AVR HEX file, simply uncheck the Include FPGA Bitstream box. Programming only the FPGA portion can be done in a similar fashion. 4.
Using System Designer Figure 4-18. In-System Programming 3. Place the Programming switch in the PROG position. 4. Using a 10-wire ribbon cable from the STK500, connect PORTD to the LEDS. 5. Using a 2-wire cable from the STK500, connect SW0 and SW1 to FPSLIC pins 177 and 178, respectively. 6. Connect the Power Supply from an AC outlet to the power connector on the STK500 development board. 7. Turn on the STK500. Note: 4.10.
Using System Designer Figure 4-19. CPS 2. Select /P: Partition, program, and verify from an Atmel file under Procedure. 3. Select FPSLIC_COUNTER.BST under Input File. 4. Select OUT.BST under Output File. 5. Select 1M under EEPROM Density. 6. Select Low under Reset Polarity. 7. Select AT40K/AT94K under FPGA Family. 8. Select LPT1 under COMM Port (assuming LPT1 is the parallel port connected to the ATDH2225 programming adapter). 9. Select Slow under Data Rate. 10.
Section 5 Technical Specifications System Unit Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5.125” x 2.75” Weight . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 oz. Operating Conditions Voltage Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC = 3.3V, VDD = 1.8/3.3V Connections Serial Connector . . . . . . . . . . . . . . . . . . . . . . . . . .
Technical Specifications 5-2 2819A–FPSLI–07/02 FPSLIC STK594 User Guide
Section 6 Complete Schematics See the following pages the complete schematics and assembly drawings of the STK594. FPSLIC STK594 User Guide 6-1 Rev.
4 3 2 Complete Schematics 6-2 2819A–FPSLI–07/02 5 1 SW1 1 TOSC1 TOSC1 2 3 D TOSC2 D 4 TOSC2 5 6 SW DPDT R1 200K R2 10M Y1 C C 32.
A B C VDD VCC C7 0.1 uF C3 0.1 uF VDD VCC 5 C8 0.1 uF C4 0.1 uF VDD VCC C9 0.1 uF C5 0.1 uF RST GCK2 VDD VCC C10 0.1 uF C6 0.1 uF VCC Add Labels to connectors every 10 pins.
6-4 2819A–FPSLI–07/02 A B C D 5 5 TOSC1 RX0 RX1 INTP0 INTP2 VADJ RST TOSC1 RX0 RX1 INTP0 INTP2 PET0 PET2 PET4 PET6 GND GND AUX_I0 PCM7 PCM5 PCM3 PCM1 VADJ RST PET1 GND VTG PCT7 PCT5 PCT3 PCT1 PAT7 PAT5 PAT3 PAT1 GND CON2A 1 J13 CON4A 1 3 J11 CON4A 1 3 J9 CON10A 1 3 5 7 9 J6 CON40A 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 J4 2 2 4 2 4 2 4 6 8 10 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 TOSC2 TX0 TX1 INTP1 INTP3 PET1 PET3 PET5 PET7 VTG GND
FPSLIC STK594 User Guide 5 4 3 VCC 2 1 VCC D D R5 2K7 R6 2K7 CCLK CCLK cSCL cSCL INIT cSER_EN D0 U2 2 INIT SER_EN cSER_EN CON CON CLK 3 7 RESET/OE SER_EN 4 CE DATA 1 CEO 6 D0 cSDA cSDA VCC AT17LV010/LAP C C R7 4K7 J14 SW3 12 1 3 5 7 9 10 CON10A GND 11 D1 RESET RESET 2 4 6 8 10 VCC 9 1 2 8 7 B 1N4001 B 6 C14 0.003 uF 5 4 3 2 1 VCC SW 4PDT SW4 C15 0.
4 3 2 Complete Schematics 6-6 2819A–FPSLI–07/02 5 1 D D VCC VDD VOUT VCC U3 VOUT J15 1 2 3 C VCC VDD VOUT CON3 C16 10 uF 3 VIN 1 ADJ/GND VOUT LT1117-1.
FPSLIC STK594 User Guide 5 4 3 2 1 D D VCC C18 0.1 uF P1 GND U4 CTS RXD C TXD RTS C19 0.1 uF C20 0.1 uF CTS RXD 9 12 R2OUT R1OUT TXD RTS 11 10 T1IN T2IN 1 3 4 5 C1+ C1C2+ C2- 2 6 V+ V- R2IN R1IN 8 13 T1OUT T2OUT 14 7 5 9 4 8 3 7 2 6 1 C CONNECTOR DB9 MAX3232 B B C21 0.1 uF VCC C22 0.
Complete Schematics 6-8 2819A–FPSLI–07/02 FPSLIC STK594 User Guide
Atmel Headquarters Atmel Operations Corporate Headquarters Memory 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600 Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369 Japan 9F, Tonetsu Shinkawa Bldg.
