Technical information

Operating Precautions for CPDW9X/NT-CDR-V85X, Y-GHS-MULTI-V800
TM
Customer Notification r20tu0003ed1812 5
(A) Table of Operating Precautions
No.
Outline
CPDW9X/NT-CDR-V85x
Y-GHS-MULTI-V800
Version
4.0.7a
4.2.3
4.2.4
5.1.6C
5.1.7D
5.3.0
6.1.4/
2012.5.1
6.1.4/
2013.1.5
6.1.4/
2013.5.5
a1
Multi Debugger displays incorrect values
for PSW flags









a2
Compiler generates incorrect volatile
access









a3
Compiler generates incorrect branches
inside an interrupt services routine









a4
Using PIC, the compiler generates
incorrect addresses for function in different
sections









a5
Compiler stops with an internal error by
using section renaming in combination with
“.bss” and “.sbss” sections









a6
Compiler uses library function instead of
“mulh” instruction









a7
Two-pass inlining fails with new generation
compiler









a8
Compiler generates incorrect code for
exclusive or operation.









a9
Two-pass inlining and section renaming
causes incorrect linker behavior









a10
Wrong debug information are generated
involving the peephole optimizer









a11
Compiler ignores section renaming in
combination with the inline assembly option









a12
Multi Debugger displays incorrect values
for the CTPSW and CTPC registers









a13
The “#pragma intvect” directive fails with
new generation compiler








