Datasheet

T0145-02
WCLK
BCLK
SDOUT
SDIN
t (WS)
h
t (BCLK)
H
t (DO-BCLK)
d
t (DO-WS)
d
t (DI)
S
t (BCLK)
L
t (DI)
h
t (WS)
S
T0146-01
WCLK
BCLK
SDOUT
SDIN
t (DO-BCLK)
d
t (WS)
d
t (WS)
d
t (DI)
S
t (DI)
h
TLV320AIC3107
www.ti.com
SLOS545D NOVEMBER 2008REVISED DECEMBER 2014
Figure 2. DSP Timing in Master Mode
Figure 3. I
2
S/LJF/RJF Timing in Slave Mode
Copyright © 2008–2014, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: TLV320AIC3107