Specifications

Table Of Contents
Cinterion
®
PLSx3 Hardware Interface Description
Figures
t PLSx3_HID_v01.003 2021-03-12
Public / Released
Page 7 of 122
Figures
Figure 1: PLSx3 system overview................................................................................. 15
Figure 2: PLSx3 block diagram ..................................................................................... 16
Figure 3: PLSx3 bottom view: Pad assignments........................................................... 19
Figure 3: PLSx3 top view: Pad assignments................................................................. 20
Figure 4: USB circuit ..................................................................................................... 27
Figure 5: Serial interface ASC0..................................................................................... 29
Figure 6: Serial interface ASC1..................................................................................... 30
Figure 7: Module’s two UICC/SIM/USIM interfaces ...................................................... 32
Figure 8: UICC/SIM/USIM interfaces connected........................................................... 32
Figure 9: SIM interface - enhanced ESD protection...................................................... 33
Figure 10: External UICC/SIM/USIM switch.................................................................... 34
Figure 11: Sample circuit for SIM interface connection via SIM switch........................... 34
Figure 12: Status signaling with LED driver .................................................................... 37
Figure 13: Power indication signal .................................................................................. 38
Figure 14: Fast shutdown timing ..................................................................................... 39
Figure 15: Antenna pads (bottom view) .......................................................................... 52
Figure 16: Embedded stripline arrangement example .................................................... 53
Figure 17: Micro-Stripline arrangement example ............................................................ 54
Figure 18: Routing to application‘s RF connector ........................................................... 55
Figure 19: Routing Detail................................................................................................. 56
Figure 20: Supply voltage for active GNSS antenna....................................................... 57
Figure 21: ESD protection for passive GNSS antenna ................................................... 58
Figure 22: Schematic diagram of PLSx3 sample application.......................................... 60
Figure 23: IGT timing....................................................................................................... 62
Figure 24: Power saving and paging in GSM networks .................................................. 69
Figure 25: Power saving and paging in WCDMA networks............................................. 69
Figure 26: Power saving and paging in LTE networks.................................................... 70
Figure 27: Wake-up via RTS0......................................................................................... 71
Figure 28: Decoupling capacitor(s) for BATT+................................................................ 72
Figure 29: Power supply limits during transmit burst....................................................... 81
Figure 30: PLSx3– top and bottom view ......................................................................... 84
Figure 31: Dimensions of PLSx3 (all dimensions in mm)................................................ 85
Figure 32: Dimensions of PLSx3 (keepout area recommended) .................................... 86
Figure 33: Land pattern (top view) .................................................................................. 87
Figure 34: Recommended design for 110 micron thick stencil (top view)....................... 88
Figure 35: Recommended design for 150 micron thick stencil (top view)....................... 88
Figure 36: Reflow Profile ................................................................................................ 90
Figure 37: Carrier tape .................................................................................................... 94
Figure 38: Reel direction ................................................................................................. 94
Figure 39: Barcode label on tape reel ............................................................................. 95
Figure 40: Barcode label on tape reel - layout ................................................................ 95
Figure 41: Moisture barrier bag (MBB) with imprint......................................................... 96
Figure 42: Moisture Sensitivity Label .............................................................................. 97
Figure 43: Humidity Indicator Card - HIC ........................................................................ 98
Figure 44: Sample of VP box label.................................................................................. 99
Figure 45: Reference equipment for Type Approval ..................................................... 105
Figure 46: JATE/TELEC mark for -J.............................................................................. 109
Figure 47: JATE/TELEC mark for -W............................................................................ 109
Figure 48: PLSx3 Label................................................................................................. 120