Specifications

Cinterion
®
TX62-W/TX82-W Hardware Interface Description
3.2 Power Up/Power Down Scenarios
120
t TX62-W_TX62-W-x_TX82-W-x_HID_v01.200d 2022-09-08
Public / Preliminary
Page 77 of 170
Note: During the boot up phase of the module, the fast shutdown functionality, i.e., the use of
the FST_SHDN line as described in Section 2.1.11.3, is not available. The FST_SHDN func-
tionality becomes active only at T5 (see Table 16).
In case of a power loss before the FST_SHDN line is active (T5), the data integrity is ensured
even without the FST_SHDN functionality. Once the FST_SHDN line becomes active, the line
can be used to ensure data integrity during for example a power loss scenario.
TX62-W-B
T0 - T1 Minimum startup time 50 ms
T1 - T2 Recommended ON pulse 30 ms
T2 - T3 ON – VCORE 23.85 ms
T3 - T4 VCORE – V180 300.25 µs
T4 - T5 V180 – FST_SHDN 2.78 s
T5 - T6 FST_SHDN - ^SYSSTART 0.43 s
TX62-W-C
T0 - T1 Minimum startup time 50 ms
T1 - T2 Recommended ON pulse 30 ms
T2 - T3 ON – VCORE 23.61 ms
T3 - T4 VCORE – V180 333.34 µs
T4 - T5 V180 – FST_SHDN 1.51 s
T5 - T6 FST_SHDN - ^SYSSTART 2.05 s
TX82-W
T0 - T1 Minimum startup time 50 ms
T1 - T2 Recommended ON pulse 30 ms
T2 - T3 ON – VCORE 23.51 ms
T3 - T4 VCORE – V180 262.15 µs
T4 - T5 V180 – FST_SHDN 1.42 s
T5 - T6 FST_SHDN - ^SYSSTART 1.81 s
TX82-W-B
T0 - T1 Minimum startup time TBD. ms
T1 - T2 Recommended ON pulse TBD. ms
T2 - T3 ON – VCORE TBD. ms
T3 - T4 VCORE – V180 TBD. µs
T4 - T5 V180 – FST_SHDN TBD. s
T5 - T6 FST_SHDN - ^SYSSTART TBD. s
Table 16: ON startup timing values
Timing Description Typical value Unit