Datasheet

Data Sheet
All contents are Copyright © 1992–2007 Cisco Systems, Inc. All rights reserved. This document is Cisco Public Information. Page 3 of 10
Figure 3. Sample Scenario Illustrating Transport ATM Traffic with ATM PWE over MPLS Network
Features at a Glance
24 Channelized T1/E1/J1 ports per SPA
Jitter and wander compliant to ITU G.823/824 traffic interface
Compliant to IETF draft-ietf-pwe3-cesopsn-07.txt: Structure-aware TDM Circuit Emulation
Service over Packet Switched Network (CESoPSN
Compliant to IETF RFC 4553: Structure-Agnostic TDM over Packet (SAToP)
Bit-transparent data transport
Protocol-independent data transport
Support for CEoP PWE (CESoPSN and SAToP) transport using Real-Time Transport
Protocol (RTP)
QoS using MPLS EXP
Configurable payload size
Synchronous, differential, and adaptive clock recovery schemes, with clock accuracy target
of 15ppb
Configurable egress dejitter buffer up to 320 milliseconds
Configurable idle pattern
Support for ATM traffic classes: UBR, UBR+, VBR-nrt, VBR-rt, CBR
Support for ATM QoS: VC and VP shaping
Support for ATM IMA
Support for ATM PWE (VC and VP mode cell relay)
Support for ATM UNI (3.0, 3.1)
Online insertion and removal (OIR) supported on Cisco 7600 platforms
Overall SPA status LEDs
Per-port status LEDs
Additional Features of the SPA
Unframed (unstructured) T1/E1 transport
N x 64 kbps and N x 56 kbps framed T1 transport
N x 64 kbps framed E1 transport
Grooming of up to 24 T1 or E1 separate data streams, each able to terminate on a
separate network destination
BITS support
Configurable clock source for each port