User`s guide

CYV15G0404DXB Evaluation Board
Users Guide
Page 8 of 56
Figure 4-3 shows the receive section of the CYV15G0404DXB. The serial data input passes through the clock and data recovery
PLL, the deserializer, the framer, the 10B/8B decoder, and the elasticity buffer. When the reclocker function is enabled, the serial
data (REDx) and recovered character clock (RCLKx) are passed to the transmitter, where the data is retransmitted.
Figure 4-3. Receive Path Block Diagram
INA1+
INA1–
INA2+
INA2–
INSELA
INB1+
INB1–
INB2+
INB2–
INSELB
INC1+
INC1–
INC2+
INC2–
INSELC
IND1+
IND1–
IND2+
IND2–
INSELD
Clock &
Data
Recovery
PLL
Shifter
Clock &
Data
Recovery
PLL
Shifter
Clock &
Data
Recovery
PLL
Shifter
Clock &
Data
Recovery
PLL
Shifter
LFID
LFIC
LFIB
LFIA
8
RXSTC[2:0]
RXDC[7:0]
3
8
RXSTB[2:0]
RXDB[7:0]
3
8
RXSTD[2:0]
RXDD[7:0]
3
8
RXSTA[2:0]
RXDA[7:0]
3
Receive
Signal
Monitor
Receive
Signal
Monitor
Receive
Signal
Monitor
Receive
Signal
Monitor
Output
Register
Output
Register
Output
Register
Output
Register
Elasticity
Buffer
Framer
RXCLKD+
RXCLKD–
10B/8B
BIST
Elasticity
Buffer
10B/8B
BIST
Framer
Elasticity
Buffer
10B/8B
BIST
Framer
Elasticity
Buffer
10B/8B
BIST
Framer
÷2
RXCLKC+
RXCLKC–
÷2
RXCLKB+
RXCLKB–
÷2
RXCLKA+
RXCLKA–
÷2
RXRATE[A..D]
FRAMCHAR[A..D]
RFEN[A..D]
JTAG
Boundary
Scan
Controller
TDO
TMS
TCLK
TDI
Clock
Select
Clock
Select
Clock
Select
Clock
Select
RXCKSEL[A..D]
RESET
Receive Path Block Diagram
= Internal Signal
RXPLLPDA
RFMODE[A..D][1:0]
LPENA
RXBIST[A..D]
DECMODE[A..D]
LPENB
LPENC
LPEND
TRST
RXPLLPDB
RXPLLPDC
RCLKEND
RXPLLPDD
DECBYP[A..D]
SPDSELA
SPDSELB
SPDSELC
SPDSELD
ULCB
ULCA
ULCC
ULCD
LDTDEN
TXLBD
TXLBC
TXLBB
TXLBA
RCLK[A..D] are Internal Reclocker Character Clock Signals
SDASEL[A..D][1:0]
RCLKENC
RCLKENB
RCLKENA
REDD
REDC
REDB
REDA
RED[A..D] are Internal Reclocker Serial Data Signals
RECLKA
RECLKB
RECLKC
RECLKD
TXLB[A..D] are Internal Serial Loopback Signals
[+] Feedback