Specifications

CY7C68053
Document # 001-06120 Rev *J Page 32 of 42
9.11 Slave FIFO Synchronous Address
9.12 Slave FIFO Asynchronous Address
Table 23. Slave FIFO Synchronous Address Parameters
[10]
Parameter Description Min Max Unit
t
IFCLK
Interface clock period 20.83 200 ns
t
SFA
FIFOADR[1:0] to clock setup time 25 ns
t
FAH
Clock to FIFOADR[1:0] hold time 10 ns
Slave FIFO Asynchronous Address Parameters
[19]
Parameter Description Min Max Unit
t
SFA
FIFOADR[1:0] to SLRD/SLWR/PKTEND setup time 10 ns
t
FAH
RD/WR/PKTEND to FIFOADR[1:0] hold time 10 ns
IFCLK
SLCS/FIFOADR [1:0]
t
SFA
t
FAH
Figure 18. Slave FIFO Synchronous Address Timing Diagram
[16]
SLRD/SLWR/PKTEND
SLCS/FIFOADR [1:0]
t
SFA
t
FAH
Figure 19. Slave FIFO Asynchronous Address Timing Diagram
[16]
[+] Feedback