nvSRAM Specification Sheet

PRELIMINARY
CY14B101LA, CY14B101NA
Document #: 001-42879 Rev. *B Page 15 of 25
Truth Table For SRAM Operations
HSB must remain HIGH for SRAM operations.
Table 3. Truth Table for x8 Configuration
CE WE OE Inputs/Outputs
[2]
Mode Power
H X X High Z Deselect/Power down Standby
L H L Data Out (DQ
0
–DQ
7
); Read Active
L H H High Z Output Disabled Active
L L X Data in (DQ
0
–DQ
7
); Write Active
Table 4. Truth Table for x16 Configuration
CE WE OE BHE BLE Inputs/Outputs
[2]
Mode Power
H X X X X High-Z Deselect/Power down Standby
L X X H H High-Z Output Disabled Active
L H L L L Data Out (DQ
0
–DQ
15
) Read Active
L H L H L Data Out (DQ
0
–DQ
7
);
DQ
8
–DQ
15
in High-Z
Read Active
L H L L H Data Out (DQ
8
–DQ
15
);
DQ
0
–DQ
7
in High-Z
Read Active
L H H L L High-Z Output Disabled Active
L H H H L High-Z Output Disabled Active
L H H L H High-Z Output Disabled Active
L L X L L Data In (DQ
0
–DQ
15
) Write Active
L L X H L Data In (DQ
0
–DQ
7
);
DQ
8
–DQ
15
in High-Z
Write Active
L L X L H Data In (DQ
8
–DQ
15
);
DQ
0
–DQ
7
in High-Z
Write Active
[+] Feedback