International Processor Hardware Reference

. . . . .
TIMING
Memory Timing
www.digiembedded.com 491
SDRAM load
mode
M4
M9
M8
M7
M5
SD L dM d td
op cod e
clk_out
dy_cs_n<3:0>*
ras_n
cas_n
we_n
addr<11:0>