Datasheet

Data Sheet SSM2518
Rev. A | Page 15 of 48
MCLK pin to serve as the internal bit clock as well. In this case,
tie the BCLK pin to ground.
Once the SSM2518 has entered its power-down state, it is
possible to gate the clocks to conserve system power. However, a
valid master clock must be present for the audio amplifier to
operate. It is best to use a low jitter clock (less than 1 ns peak-
to-peak) to ensure the specified audio performance.