Datasheet

SN74LVC1T45
www.ti.com SCES515K –DECEMBER 2003–REVISED DECEMBER 2014
10.2.2.2.1 Enable Times
Calculate the enable times for the SN74LVC1T45 using the following formulas:
• t
PZH
(DIR to A) = t
PLZ
(DIR to B) + t
PLH
(B to A)
• t
PZL
(DIR to A) = t
PHZ
(DIR to B) + t
PHL
(B to A)
• t
PZH
(DIR to B) = t
PLZ
(DIR to A) + t
PLH
(A to B)
• t
PZL
(DIR to B) = t
PHZ
(DIR to A) + t
PHL
(A to B)
In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is
switched until an output is expected. For example, if the SN74LVC1T45 initially is transmitting from A to B, then
the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B
port has been disabled, an input signal applied to it appears on the corresponding A port after the specified
propagation delay.
10.2.2.3 Application Curve
Figure 14. Translation Down (5V to 1.8 V) at 2.5 MHz
Copyright © 2003–2014, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: SN74LVC1T45